


디지털시스템설계 과제

2016310936 우승민

	~
3.0	
(a) FPHAL ABAIT ZEZZY ZZ 4 ZCt.	
(b) symmetrial array row based, hierarchial PLP, sea of sates	
C) antique, eet Now, Eprom SRAIM	
(d) 7 1 3 5 C/4 3 5 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
(d) = = = = = = = = = = = = = = = = = = =	
(f) Programmable logic blocks, programmable interconnect, programmable I/O blo	
(9) = 26, 31 826, atea overhead 7+ =	ets
(h) IE 22/2 + 4/ 5 = 1 1/2 + 60 CH CH CH CH CH CH CH C	
(1) 67H (Flexistity)	
(5) Mask Programmable Gate Array - custom gate array (33 484)	
(K) FPGAL CPLDEG CH 31 \$25 stor.	
(2) Etolgol []= + = == == = = = = = = = = = = = = = =	
(m) flexibility	
(n) XI 17nx (00 Runner, X (9500)	
(D) Xillox, Altera, Luttice	







(b)

```
□ module HOM5(X, Clk, Z);

2
          input X, Clk;
3
          output reg Z;
4
          reg [1:0] Q, Qplus;
5
          reg [2:0] ROM;
6
          reg [2:0] index;
7
8
          initial begin
9
           Q = 1'b0;
10
           Qplus = 1'b0;
11
          end
12
13
          always @(Q, X)
    中
14
           begin
15
            index = {Q, X};
16
            case (index)
17
              3'b000 : ROM = 3'b000;
              3'b001 : ROM = 3'b011;
18
              3'b010 : ROM = 3'b101;
19
20
              3'b011 : ROM = 3'b110;
21
              3'b100 : ROM = 3'b011;
22
              3'b101 : ROM = 3'b110;
23
             3'b110 : ROM = 3'b110;
24
             3'b111 : ROM = 3'b101;
25
            endcase
26
            Qplus = ROM[2:1];
27
            Z = ROM[0];
28
            end
29
30
          always @(negedge Clk)
31
            begin
32
            Q <= Qplus;
33
            end
34
        endmodule
```

