

LAB 1

Digital System Design - 2020 spring
Sungkyunkwan University


Goals

- Practice designing **combinational logic circuits** in Verilog HDL
- Practice designing a **hierarchical structural model** of combinational logic circuits

Objectives

- Design submodules (Adder, Subtractor, Bitwise Operator)
- **Design a ALU using submodules**

Block Diagram



Specification

- **ALU must support following operations**
 - Bitwise OR / AND / NOR
 - Signed Addition
 - Signed Subtraction


Opcode Table

Opcode	Instruction
0010	Signed Addition
0110	Signed Subtraction
0000	Bitwise AND
0001	Bitwise OR
1111	Bitwise NOR

* subtraction operates $\text{data_in_1} - \text{data_in_2}$

Opcode Table

- Adder and Subtractor should be coded using **Ripple carry adder** which can be simply realized.



4 bit ripple carry adder

Restriction

➤ You must use **submodules** that you will design to implement a complete ALU.

- Hierarchical Structural Model

- ❑ Use Only Gate modules what we give to you in the code in “logic_gate.v”

- ❑ logic_or, logic_and, logic_xor

- ❑ Ex)

```
logic_xor
  logic_xor_0 (
    .data_in_1(data_in_1[0]),
    .data_in_2(data_in_2[0]),
    .data_out (tmp_1));
```

- No Behavioral Description(including concatenation)

Ex) ~~$S \leftarrow a + b;$~~

~~$S \leftarrow a * b;$~~

~~$S \leftarrow \{a, b\};$~~

you can only use statements below!

assign A = B;

assign A = ~B;

assign A = (B==1)?C:D;

Restriction

- You can only modify “alu.v” file

```
1  `timescale 1 ns / 100 ps
2
3
4  `include "logic_gate.v"
5
6  module alu
7  #
8      parameter WORD_SIZE = 8
9      ,parameter ALU_CON_SIZE = 4
10
11  (
12      input          [ALU_CON_SIZE-1:0] alu_con
13      ,input signed [WORD_SIZE-1 :0] data_in_1
14      ,input signed [WORD_SIZE-1 :0] data_in_2
15
16      ,output signed [WORD_SIZE-1 :0] data_out
17  );
18
19
20  localparam ADD = 4'b0010,
21             SUB = 4'b0110,
22             AND = 4'b0000,
23             OR  = 4'b0001,
24             NOR = 4'b1111;
25
26
27  //////////////////////////////////////////////////
28  //write your code here////////////////////////////////
29
30
31  //////////////////////////////////////////////////
32
33  endmodule
34
```

- You can use any other wires but not registers.

Test bench

➤ Result of test bench

- it test 10 random input cases with each operation
- if the whole cases are correct, you will get 50/50 score

```
# data1: 0, data2: 0, your answer: 0, correct answer: 0 <OK!>
# data1: -6, data2: -3, your answer: -3, correct answer: -3 <OK!>
# data1: 6, data2: 3, your answer: 3, correct answer: 3 <OK!>
# data1: -3, data2: 3, your answer: -6, correct answer: -6 <OK!>
# -----AND operation-----
# data1: 1111011, data2: 00000101, your answer: 00000001, correct answer: 00000001 <OK!>
# data1: 00000010, data2: 11111110, your answer: 00000010, correct answer: 00000010 <OK!>
# data1: 1111101, data2: 1111111, your answer: 1111101, correct answer: 1111101 <OK!>
# data1: 00000011, data2: 1111010, your answer: 00000010, correct answer: 00000010 <OK!>
# data1: 1111010, data2: 1111100, your answer: 1111000, correct answer: 1111000 <OK!>
# data1: 00000010, data2: 1111010, your answer: 00000010, correct answer: 00000010 <OK!>
# data1: 00000001, data2: 1111000, your answer: 00000000, correct answer: 00000000 <OK!>
# data1: 1111000, data2: 1111001, your answer: 1111000, correct answer: 1111000 <OK!>
# data1: 1111011, data2: 00000110, your answer: 00000010, correct answer: 00000010 <OK!>
# data1: 00000110, data2: 11111110, your answer: 00000110, correct answer: 00000110 <OK!>
# -----OR operation-----
# data1: 1111100, data2: 1111010, your answer: 1111110, correct answer: 1111110 <OK!>
# data1: 1111011, data2: 00000001, your answer: 1111011, correct answer: 1111011 <OK!>
# data1: 00000101, data2: 1111111, your answer: 1111111, correct answer: 1111111 <OK!>
# data1: 1111011, data2: 1111010, your answer: 1111011, correct answer: 1111011 <OK!>
# data1: 1111110, data2: 00000101, your answer: 1111111, correct answer: 1111111 <OK!>
# data1: 00000001, data2: 1111001, your answer: 1111001, correct answer: 1111001 <OK!>
# data1: 00000010, data2: 1111100, your answer: 1111110, correct answer: 1111110 <OK!>
# data1: 1111111, data2: 1111111, your answer: 1111111, correct answer: 1111111 <OK!>
# data1: 1111000, data2: 0000011, your answer: 1111111, correct answer: 1111111 <OK!>
# data1: 1111111, data2: 1111100, your answer: 1111111, correct answer: 1111111 <OK!>
# -----NOR operation-----
# data1: 1111011, data2: 1111001, your answer: 00000100, correct answer: 00000100 <OK!>
# data1: 1111001, data2: 00000000, your answer: 00000110, correct answer: 00000110 <OK!>
# data1: 00000111, data2: 00000001, your answer: 1111000, correct answer: 1111000 <OK!>
# data1: 00000110, data2: 1111100, your answer: 00000001, correct answer: 00000001 <OK!>
# data1: 00000010, data2: 1111000, your answer: 00000101, correct answer: 00000101 <OK!>
# data1: 00000111, data2: 1111101, your answer: 00000000, correct answer: 00000000 <OK!>
# data1: 00000010, data2: 1111110, your answer: 00000001, correct answer: 00000001 <OK!>
# data1: 1111101, data2: 1111001, your answer: 00000010, correct answer: 00000010 <OK!>
# data1: 1111111, data2: 00000011, your answer: 00000000, correct answer: 00000000 <OK!>
# data1: 00000101, data2: 1111000, your answer: 00000010, correct answer: 00000010 <OK!>
# -----Simulation Complete-----
# Total : < 50/50> score
```

Submission

- Submit your ***.v file** and **report** on iCampus
- Report must include questions below
 - 1. Explain your code.
 - 2. If AND-gate has 100ps delay, OR-gate has 50ps delay, and XOR-gate has 150ps delay, calculate the critical path delay of your ALU.
 - 3. Explain the disadvantage of Ripple Carry Adder.

format : name_ID.v & name_ID.pdf

ex) 홍길동_2020000000.v, 홍길동_2020000000.pdf

Grade

- **Function test (50)**
- **Work correctly even if WORD_SIZE is changed (20)**
- **Coding style(readability&clarity) (30)**
- **Report (50)**
- **You don't need to write comment in your code**