Prevent this user from interacting with your repositories and sending you notifications.
Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior.
Learn more about reporting abuse.
Forked from myhdl/myhdl
The MyHDL development repository
Forked from chipsalliance/Cores-SweRV
SweRV EH1 core
Forked from chipsalliance/sv-tests
Test suite designed to check compliance with the SystemVerilog standard.
Forked from gtkwave/gtkwave
GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing.
Forked from SymbiFlow/conda-packages
Conda build recipes for the toolchains needed by LiteX / MiSoC firmware
Forked from syntacore/scr1
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
On Verilator the generic Verilator tool harness disables this warning due to noise in other tests, so this specific test needs to re-enable it.
Verilator 4.218 2022-01-17
Primary inputs and outputs (VL_INW/VL_OUTW) now use VlWide type. In general this should be backward compatible, …
Seeing something unexpected? Take a look at the
GitHub profile guide.