Skip to content




@veripool @chipsalliance @verilator
Block or Report

Block or report wsnyder

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. myhdl Public

    Forked from myhdl/myhdl

    The MyHDL development repository

    Python 2 1

  2. Forked from chipsalliance/Cores-SweRV

    SweRV EH1 core

    SystemVerilog 1

  3. sv-tests Public

    Forked from chipsalliance/sv-tests

    Test suite designed to check compliance with the SystemVerilog standard.

    SystemVerilog 1

  4. gtkwave Public

    Forked from gtkwave/gtkwave

    GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing.

    C 1

  5. Forked from SymbiFlow/conda-packages

    Conda build recipes for the toolchains needed by LiteX / MiSoC firmware

    Shell 1

  6. scr1 Public

    Forked from syntacore/scr1

    SCR1 is a high-quality open-source RISC-V MCU core in Verilog

    SystemVerilog 1

629 contributions in the last year

Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec Jan Mon Wed Fri

Contribution activity

January 2022

Created a pull request in chipsalliance/sv-tests that received 1 comment

Fix on Verilator

On Verilator the generic Verilator tool harness disables this warning due to noise in other tests, so this specific test needs to re-enable it.

+1 −0 1 comment

Created an issue in verilator/verilator-announce that received 2 comments

Verilator 4.218 2022-01-17 released

Verilator 4.218 2022-01-17 Major: Primary inputs and outputs (VL_INW/VL_OUTW) now use VlWide type. In general this should be backward compatible, …


Seeing something unexpected? Take a look at the GitHub profile guide.