

Cite this: *Nanoscale*, 2016, **8**, 3572

Mechanisms of current fluctuation in ambipolar black phosphorus field-effect transistors

Xuefei Li,^{†[a](#)} Yuchen Du,^{†[b](#)} Mengwei Si,^b Lingming Yang,^b Sichao Li,^a Tiaoyang Li,^a Xiong Xiong,^a Peide Ye^b and Yanqing Wu^{*a}

Multi-layer black phosphorus has emerged as a strong candidate owing to its high carrier mobility with most of the previous research work focused on its p-type properties. Very few studies have been performed on its n-type electronic characteristics which are important not only for the complementary operation for logic, but also crucial for understanding the carrier transport through the metal–black phosphorus junction. A thorough understanding and proper evaluation of the performance potential of both p- and n-types are highly desirable. In this paper, we investigate the temperature dependent ambipolar operation of both electron and hole transport from 300 K to 20 K. On-currents as high as $85 \mu\text{A } \mu\text{m}^{-1}$ for a 0.2 μm channel length BP nFET at 300 K are observed. Moreover, we provide the first systematic study on the low frequency noise mechanisms for both n-channel and p-channel BP transistors. The dominated noise mechanisms of the multi-layer BP nFET and pFET are mobility fluctuation and carrier number fluctuations with correlated mobility fluctuations, respectively. We have also established a baseline of the low electrical noise of $8.1 \times 10^{-9} \mu\text{m}^2 \text{ Hz}^{-1}$ at 10 Hz at room temperature for BP pFETs, which is 3 times improvement over previous reports, and $7.0 \times 10^{-8} \mu\text{m}^2 \text{ Hz}^{-1}$ for BP nFETs for the first time.

Received 25th September 2015,
Accepted 8th January 2016

DOI: 10.1039/c5nr06647f
www.rsc.org/nanoscale

Introduction

The discovery of graphene has triggered tremendous scientific interest on various two-dimensional (2D) materials.¹ An important advantage of 2D materials is a greatly improved short channel effect at the scaling limit due to their atomically thin channel.² Despite the excellent mobility of graphene, its gapless nature severely limits its potential for applications in logic circuits.³ Semiconducting transition metal dichalcogenides (TMDs) with a sizeable bandgap, such as MoS₂, have attracted much attention due to their excellent electronic properties.^{2,4–7} High frequency, logic circuits and amplifiers with high gain as well as sensing properties have been demonstrated.^{8–13} Recently, black phosphorus (BP) has been found to be a layered material with a tunable bandgap ranging from ~0.3 to ~2.0 eV.^{14–18} Field-effect transistors (FETs) based on few-layer BP show encouraging results with high hole mobility up to $1000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ and even higher with hexagonal boron nitride passivation.^{15,16,19–22} However, despite the progress made in high-performance BP pFETs by several

groups,^{15,16,18,22–24} detailed research on the output performance and limits of BP nFETs is still lacking, which is key to realize complementary metal–oxide semiconductor (CMOS) and functional circuits. In addition, the potential to operate in ambipolar regions in the BP transistors could make it ideal for CMOS applications which could greatly reduce the process complexity and cost.^{25–27} Moreover, BP transistors, similar to other 2D semiconductors, suffer from high contact resistance (R_c), which plays an important role not only in output current as studied by many, but also in its noise floor, which determines the signal to noise ratio and remains an important target for every technology node on the CMOS roadmap. As a result, it becomes critical to understand the metal–BP contact and its impact on the ambipolar electronic transport and associated noise behavior. The current fluctuation represented by the noise measurement has been studied on two dimensional materials such as graphene and MoS₂,^{12,28–39} but there has only been one such study on BP transistors published very recently, which only focused on the pFET operation.⁴⁰ As discussed above, it is imperative to understand both the electrical performance and transport mechanisms of n-channel and p-channel of BP based devices. Thus, the systematic temperature dependent study of noise behavior and mechanisms of the BP nFET, and its comparison with that of the pFET, as we addressed in this work, serves as a necessary part for better understanding the BP ambipolar transistors. In this paper, we demonstrate hole and electron transport as well as the

^aWuhan National High Magnetic Field Center and School of Electrical and Electronic Engineering, Huazhong University of Science and Technology, Wuhan 430074, China. E-mail: yqwu@mail.hust.edu.cn

^bSchool of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47906, USA

[†]These authors contributed equally to this work.

low-frequency noise in multi-layer BP nFETs and pFETs from 300 to 20 K. The contact resistance of nFETs is much larger than that of pFETs, which limited its performance, including drain current and noise level. We also observe that the dominated $1/f$ noise mechanism of multi-layer BP nFETs and pFETs are mobility fluctuation and carrier number fluctuations with correlated mobility fluctuations, respectively.

Experimental

In the experiments, the 90 nm SiO_2 and p^{++} Si were used as gate dielectric and back gate, respectively. Multi-layer BP were exfoliated from the bulk crystal black phosphorus (Smart-elements), and then transferred to a 90 nm SiO_2 substrate. All samples were sequentially cleaned with acetone, methanol, and isopropanol to remove the Scotch tape residues, and then stored under a nitrogen atmosphere. E-beam lithography was used to define the source and drain patterns, using a Vistec VB6. 30/50 nm Ni/Au was deposited using e-beam evaporation under 10^{-6} Pa pressure, with a deposition rate of 1 \AA s^{-1} . No annealing was performed after the deposition of the metal contacts. The 8 nm top passivation was deposited by an ASM F-120 ALD system at 200 °C, using trimethylaluminum (TMA) and H_2O as precursors. Before ALD deposition, a 2 nm Al thin layer was pre-deposited as the seeding film.

Results and discussion

The BP transistor structure is depicted in Fig. 1(a). Fig. 1(b) shows an image of the arrayed BP devices measured by atomic force microscopy (AFM), with the channel lengths ranging from 0.1 μm to 2 μm . An Al_2O_3 capping layer deposited by atomic layer deposition is used to protect the BP FETs. The thickness of BP used in this work is 8.6 nm, as shown in Fig. 1(c), measured by AFM.

Fig. 2(a) shows transfer characteristics ($I_d - V_g$) of the BP device with the channel length $L = 2 \mu\text{m}$ at 300 and 20 K. The device exhibits clear ambipolar behavior. $I_{\text{on}}/I_{\text{off}}$ of about 3.3×10^3 and 1.3×10^3 at $V_d = -0.05 \text{ V}$ are obtained for the BP pFET and nFET at 300 K, respectively. When the temperature decreases to 20 K, the off current decreases significantly and the $I_{\text{on}}/I_{\text{off}}$ is over 10^6 for both branches. When the channel length scales to 0.2 μm as shown in Fig. 2(b), the drain current I_d increases about 4 times. In addition, the $I_{\text{on}}/I_{\text{off}}$ for the pFET decreases to 120 at 300 K due to drain induced barrier lowering (DIBL), where the drain bias decreases the source-end barrier, and increases the off-state current.⁴¹ Fig. 2(c) shows the output characteristics of the 0.2 μm device with V_d sweeping from 0 to 2 V for the nFET and 0 to -2 V for the pFET. At 300 K, the maximum drain current (I_d) for the BP nFET and pFET are 85 and $188 \mu\text{A } \mu\text{m}^{-1}$, respectively, which is already quite competitive in thin film transistor applications under CMOS operation.⁴² Note here that the nFET output current exceeds the best of previous reports by a factor of two.⁴³ When




Fig. 1 (a) A schematic and (b) AFM images of the multi-layer BP device. The scale bar is 2 μm . (c) The BP flake with a measured thickness of 8.6 nm by AFM.

the temperature decreases to 20 K as shown in Fig. 2(d), while the drain current of the pFET increases, it decreases for the nFET, indicating different carrier transport mechanisms.

To fully harness the unique properties of BP, a quantitative analysis of the contact resistance between BP and the metal becomes very important. The contact resistance for both BP nFET and pFET are extracted from the transfer length method (TLM) as shown in Fig. 3(a). We can see that in Fig. 3(b), a clear dependence on the back gate bias is observed for the contact resistance at all temperatures and the contact




Fig. 2 Transfer characteristics of the BP ambipolar transistor with $V_d = -0.05 \text{ V}$ at 300 K and 20 K for (a) 0.2 μm and (b) 2 μm . Output characteristics of the 0.2 μm device at (c) 300 K and (d) 20 K. For the pFET, V_g is from 10 to -30 V with a step of -5 V . For the nFET, V_g is from 15 to 40 V with a step of 5 V .

resistance increases at lower temperatures, indicating the dominant thermionic injection of the Schottky barrier formed at metal–BP contacts. At 300 K, the smallest R_c determined in the Ni/BP junction for the hole branch is 4.2 k Ω μm at $V_g = -30 \text{ V}$ and 6.9 k Ω μm at $V_g = 10 \text{ V}$, while for the electron branch, the R_c is 10.5 k Ω μm at $V_g = 40 \text{ V}$ and 38.5 k Ω μm at $V_g = 30 \text{ V}$. The R_c of BP FETs at the p-side is smaller than that of the n-side, which is due to the fact that the Ni metal Fermi level is closer to the valence band. The field-effect mobility μ_{FE} is extracted in the linear region of the transfer characteristics from the 2 μm device according to the following equation $\mu_{FE} = g_m/(C_g E W)$, where L and W are the length and width of the channel, respectively, C_g is the gate capacitance (38.34 nF cm^{-2} for the 90 nm SiO_2 layer), E is the transverse electric field in the channel ($E = (V_d - 2R_c I_d)/L$), and g_m is the transconductance.⁴⁴ Fig. 3(b) shows the electron and hole mobilities as a function of temperature from the same BP FET operating as nFET and pFET, respectively. The electron and hole mobilities are 47 and 65 $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$, respectively, which is similar to the previously reported BP FETs with passivation at room tempera-

ture.^{24,45} The increase of electron and hole mobilities with decreasing temperature is observed, which can be attributed to the reduced phonon scattering from the underlying substrate. It should be noted that the drain current decreases with temperature for the BP nFET, which is mainly attributed to the increase in contact resistance at low temperature.

It is well known that low-frequency noise is a powerful tool to obtain a global view about the noise behavior and performance of the devices and the quality of their interfaces, and more importantly, the effect of contact as in this case. We performed low frequency noise measurements on the BP nFET and pFET in the linear region at $V_d = 0.2 \text{ V}$ from 300 to 20 K on the 2 μm device. The thickness of the BP flake is 8.6 nm as shown in Fig. 1(c). Normalized noise power spectra (S_{id}/I_d^2) of the BP pFET for four different gate voltages between 1 Hz and 1 kHz at 300 K are shown in Fig. 4(a). The noise spectra follow the typical $1/f$ dependence and can be quantitatively characterized by $S_{id} = \frac{AI_d^2}{f^\gamma}$, where S_{id} is the current noise power spectral density, f is the frequency, I_d is the current through the device




Fig. 3 (a) Contact resistance as a function of back gate voltage extracted from $I_d - V_d$ curves of the BP nFET and pFET at different temperatures. (b) Mobility as a function of temperature for the BP nFET and pFET.

channel, γ is the frequency exponent, and A is the noise amplitude.^{46,47} It can be seen that with decreasing V_g from 0 to -30 V, the noise magnitude decreases monotonically with a factor of 40. Fig. 4(b) shows the noise characteristics of the BP nFET in the same device at 300 K, which exhibits the same $1/f$ trend. The extracted frequency exponent γ as a function of V_g at all temperatures is plotted in Fig. 4(c). The γ is between 0.9 and




Fig. 4 Drain current spectral density (S_{id}/I_d^2) as a function of frequency at various back gate voltages at 300 K for (a) pFET and (b) nFET. (c) Frequency exponent as a function of back gate voltage from 300 to 20 K for the same device as shown in (a) and (b).

1.1 as determined from a least-squares fit, which shows little dependence on the back gate voltage and temperature.

To investigate the noise mechanism, S_{id}/I_d^2 at $f = 100$ Hz and the corresponding $(g_m/I_d)^2$ at 300 K as a function of drain current for the BP pFET and nFET are plotted in Fig. 5(a) and (b), respectively. Fig. 5(a) shows the S_{id}/I_d^2 and the corresponding $(g_m/I_d)^2$ of the BP pFET at $f = 100$ Hz as a function of drain current at 300 K. We can see that the S_{id}/I_d^2 and the corresponding $(g_m/I_d)^2$ follow the same trend over a wide drain current range. This indicates that the carrier number fluctu-




Fig. 5 Normalized drain current noise spectral density (S_{id}/I_d^2) and the transconductance to drain current ratio squared [$(g_m/I_d)^2$] at $V_d = 0.2$ V and $f = 100$ Hz versus drain current at 300 for the BP (a) pFET, (b) nFET. Normalized drain current noise spectral density (S_{id}/I_d^2) at $V_d = 0.2$ V and $f = 100$ Hz as a function of drain current from 300 to 20 K for the BP (c) pFET, (d) nFET.

ation model is responsible for the BP pFET device.^{47,48} The departure of the noise level from the $(g_m/I_d)^2$ observed at strong inversion can be attributed to correlated mobility fluctuations.^{48–50} This is consistent with the previous reports on few-layer BP pFETs.⁴⁰ Meanwhile, for the nFET as shown in Fig. 5(b), it is clear that there is substantial deviation between the S_{id}/I_d^2 and the $(g_m/I_d)^2$ over a broad drain current range. And the observed S_{id}/I_d^2 follows the $1/I_d$ trend, indicating that a mobility fluctuation model governs.^{47,48} It is noted here that this behavior is very different from what is observed from previous pFETs. To further investigate the mechanisms, Fig. 5(c) shows that S_{id}/I_d^2 curves of pFETs at low temperatures also exhibit the same trend as in 300 K. In the pFET, low frequency noise originates from the trapping and releasing of the carrier near the BP/SiO₂ interface which dominates the noise mechanism. On the other hand, as shown in Fig. 5(d), S_{id}/I_d^2 at $f = 100$ Hz as a function of drain current from 300 to 20 K for the BP nFET, all follow the $1/I_d$ trend in the whole range, indicating the temperature independent noise mechanism. In the nFET, the main noise model is mobility fluctuation induced by lattice and impurity scattering. It has been previously reported

that the Al₂O₃ passivation layer deposited at low temperature contains large amounts of positive fixed charge, inducing an ambipolar behavior and decreasing the hole mobility of BP pFETs.²⁶ Therefore, it is likely that the $1/f$ noise source in the nFET is from the electron impurity scattering centers in the interface with the Al₂O₃ capping layer. In addition, the magnitude of noise amplitude of the nFET and the pFET decreases with decreasing temperature, indicating a thermal activated process.

The $1/f$ noise in the homogeneous layers can be characterized by a parameter α_H using Hooge's empirical formula: $\frac{S_{id}}{I_d^2} = \frac{\alpha_H}{fN}$, where α_H is the Hooge parameter, N is the total number of carriers. In the linear region ($V_d = 0.2$ V) under gate overdrive conditions $V_g - V_{th} > 0$, N can be approximated as $N = (V_g - V_{th})LWC_g/e$, where C_g is the gate capacitance per unit area (38.34 nF cm⁻² for the 90 nm SiO₂ layer), e is the elemental charge, and L and W are the channel length and width, respectively.⁴⁷ The extracted Hooge parameter α_H of the 2 μ m device at various temperatures is shown in Fig. 6(a), exhibiting clear temperature dependence. At 300 K, the α_H values of the




Fig. 6 (a) Hooge parameter α_H from 300 to 20 K for the BP nFET and pFET. Normalized current spectral density $W \times S_{id}/I_d^2$ versus channel length for different BP transistors at 300 K in this work for (b) nFETs, (c) pFETs. The results from ref. 40 are added for comparison.

BP nFET and pFET are 1.4×10^{-2} and 9.6×10^{-3} , respectively. When decreasing the temperature down to 20 K, the values change to 3.3×10^{-3} and 6.0×10^{-4} accordingly. This confirms that the performance of the BP nFET is inferior to that of the pFET, which is consistent with the electrical results. To study the scaling of $1/f$ noise, the typical $W \times S_{id}/I_d^2$ at $f = 10$ Hz of the BP nFET and pFET as a function of channel length at

300 K when sweeping the gate voltage V_g from weak to strong inversion is shown in Fig. 6(b) and (c). For the nFET in Fig. 6(c), $1/f$ noise decreases with increasing gate voltage and is independent of channel length, which is mainly attributed to the contact dominated transport at strong inversion as stated in Fig. 3(a). The lowest noise level at $f = 10$ Hz at 300 K is $7.0 \times 10^{-8} \mu\text{m}^2 \text{Hz}^{-1}$ for the nFET. For the pFET in Fig. 6(c), at threshold gate voltage, the $1/f$ noise is large and independent of the channel length. With increasing the gate voltage to the strong inversion region ($V_g = -30$ V for the pFET), the noise level decreases over one order of magnitude and shows strong dependence on the channel length. This indicates that the noise from the source/drain contact makes a significant contribution at the threshold regime, while the channel noise dominates in the strong inversion region for the pFET.⁵¹ At the same time, we compare the noise level of the BP pFET in this work with other BP pFET results in the literature.⁴⁰ The low frequency noise at $f = 10$ Hz at room temperature is as low as $8.1 \times 10^{-9} \mu\text{m}^2 \text{Hz}^{-1}$, which is about 3 times reduction over the previous reports.

Conclusion

In conclusion, we investigated the ambipolar output current and noise properties of the multi-layer BP transistors from 300 to 20 K. The contact resistance and mobility of the multi-layer BP nFET and pFET are studied and their impact on output characteristics are discussed. The low frequency noise mechanisms of the multi-layer BP nFET and pFET are found to be mobility fluctuation and carrier number fluctuation with correlated mobility fluctuation, respectively. These results not only demonstrated high performance ambipolar operation based on multi-layer BP transistors with low noise, but also provide fundamental insights into the electron and hole transport and related $1/f$ mechanisms at various temperatures.

Conflict of interest

The authors declare no competing financial interest.

Acknowledgements

This project was supported by the Natural Science Foundation of China (Grant No. 11404118 and 61574066).

References

- 1 A. K. Geim and K. S. Novoselov, *Nat. Mater.*, 2007, **6**, 183–191.
- 2 H. Liu, A. T. Neal and P. D. Ye, *ACS Nano*, 2012, **6**, 8563–8569.
- 3 F. Schwierz, *Nat. Nanotechnol.*, 2010, **5**, 487–496.

- 4 Q. H. Wang, K. Kalantar-Zadeh, A. Kis, J. N. Coleman and M. S. Strano, *Nat. Nanotechnol.*, 2012, **7**, 699–712.
- 5 K. F. Mak, C. Lee, J. Hone, J. Shan and T. F. Heinz, *Phys. Rev. Lett.*, 2010, **105**, 136805.
- 6 H. Wang, L. Yu, Y. Lee, W. Fang, A. Hsu, P. Herring, M. Chin, M. Dubey, L. Li, J. Kong and T. Palacios, 2012 IEEE International Electron Devices Meeting (IEDM), 10–13 Dec. 2012.
- 7 A. Rai, A. Valsaraj, H. C. P. Mowva, A. Roy, R. Ghosh, S. Sonde, S. Kang, J. Chang, T. Trivedi, R. Dey, S. Guchhait, S. Larentis, L. F. Register, E. Tutuc and S. K. Banerjee, *Nano Lett.*, 2015, **15**, 4329–4336.
- 8 B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti and A. Kis, *Nat. Nanotechnol.*, 2011, **6**, 147–150.
- 9 H. Wang, L. Yu, Y.-H. Lee, Y. Shi, A. Hsu, M. L. Chin, L.-J. Li, M. Dubey, J. Kong and T. Palacios, *Nano Lett.*, 2012, **12**, 4674–4680.
- 10 D. Krasnozhon, D. Lembke, C. Nyffeler, Y. Leblebici and A. Kis, *Nano Lett.*, 2014, **14**, 5905–5911.
- 11 R. Cheng, S. Jiang, Y. Chen, Y. Liu, N. Weiss, H.-C. Cheng, H. Wu, Y. Huang and X. Duan, *Nat. Commun.*, 2014, **5**, 5143.
- 12 X. Li, L. Yang, M. Si, S. Li, M. Huang, P. Ye and Y. Wu, *Adv. Mater.*, 2015, **27**, 1547–1552.
- 13 D. J. Late, Y.-K. Huang, B. Liu, J. Acharya, S. N. Shirodkar, J. Luo, A. Yan, D. Charles, U. V. Waghmare and V. P. Dravid, *ACS Nano*, 2013, **7**, 4879–4891.
- 14 X. Ling, H. Wang, S. Huang, F. Xia and M. S. Dresselhaus, *Proc. Natl. Acad. Sci. U. S. A.*, 2015, **112**, 4523–4530.
- 15 L. Li, Y. Yu, G. J. Ye, Q. Ge, X. Ou, H. Wu, D. Feng, X. H. Chen and Y. Zhang, *Nat. Nanotechnol.*, 2014, **9**, 372–377.
- 16 H. Liu, A. T. Neal, Z. Zhu, Z. Luo, X. Xu, D. Tománek and P. D. Ye, *ACS Nano*, 2014, **8**, 4033–4041.
- 17 L. Kou, C. Chen and S. C. Smith, *J. Phys. Chem. Lett.*, 2015, **6**, 2794–2805.
- 18 F. Xia, H. Wang and Y. Jia, *Nat. Commun.*, 2014, **5**, 4458.
- 19 L. Li, G. J. Ye, V. Tran, R. Fei, G. Chen, H. Wang, J. Wang, K. Watanabe, T. Taniguchi and L. Yang, *Nat. Nanotechnol.*, 2015, **10**, 608–613.
- 20 X. Chen, Y. Wu, Z. Wu, Y. Han, S. Xu, L. Wang, W. Ye, T. Han, Y. He, Y. Cai and N. Wang, *Nat. Commun.*, 2015, **6**, 7315.
- 21 N. Gillgren, D. Wickramaratne, Y. Shi, T. Espiritu, J. Yang, J. Hu, J. Wei, X. Liu, Z. Mao and K. Watanabe, *2D Mater.*, 2015, **2**, 011001.
- 22 S. P. Koenig, R. A. Doganov, H. Schmidt, A. C. Neto and B. Oezilimaz, *Appl. Phys. Lett.*, 2014, **104**, 103106.
- 23 H. Wang, X. Wang, F. Xia, L. Wang, H. Jiang, Q. Xia, M. L. Chin, M. Dubey and S.-J. Han, *Nano Lett.*, 2014, **14**, 6424–6429.
- 24 N. Haratipour, M. C. Robbins and S. J. Koester, *IEEE Electron Device Lett.*, 2015, **36**, 411–413.
- 25 J. D. Wood, S. A. Wells, D. Jariwala, K.-S. Chen, E. Cho, V. K. Sangwan, X. Liu, L. J. Lauhon, T. J. Marks and M. C. Hersam, *Nano Lett.*, 2014, **14**, 6964–6970.
- 26 L. Han, A. T. Neal, S. Mengwei, D. Yuchen and P. D. Ye, *IEEE Electron Device Lett.*, 2014, **35**, 795–797.
- 27 W. Zhu, M. N. Yogeesh, S. Yang, S. H. Aldave, J.-S. Kim, S. Sonde, L. Tao, N. Lu and D. Akinwande, *Nano Lett.*, 2015, **15**, 1883–1890.
- 28 I. Heller, S. Chatoor, J. Männik, M. A. G. Zevenbergen, J. B. Oostinga, A. F. Morpurgo, C. Dekker and S. G. Lemay, *Nano Lett.*, 2010, **10**, 1563–1567.
- 29 A. N. Pal, S. Ghatak, V. Kochat, E. Sneha, A. Sampathkumar, S. Raghavan and A. Ghosh, *ACS Nano*, 2011, **5**, 2075–2081.
- 30 Y. Zhang, E. E. Mendez and X. Du, *ACS Nano*, 2011, **5**, 8124–8130.
- 31 G. Liu, S. Rumyantsev, M. Shur and A. A. Balandin, *Appl. Phys. Lett.*, 2012, **100**, 033103.
- 32 A. Kaverzin, A. S. Mayorov, A. Shytov and D. Horsell, *Phys. Rev. B: Condens. Matter*, 2012, **85**, 075435.
- 33 A. A. Balandin, *Nat. Nanotechnol.*, 2013, **8**, 549–555.
- 34 S. Rumyantsev, G. Liu, W. Stillman, M. Shur and A. Balandin, *J. Phys.: Condens. Matter*, 2010, **22**, 395302.
- 35 Y.-M. Lin and P. Avouris, *Nano Lett.*, 2008, **8**, 2119–2125.
- 36 A. N. Pal and A. Ghosh, *Appl. Phys. Lett.*, 2009, **95**, 082105.
- 37 J. Na, M.-K. Joo, M. Shin, J. Huh, J.-S. Kim, M. Piao, J.-E. Jin, H.-K. Jang, H. J. Choi and J. H. Shim, *Nanoscale*, 2014, **6**, 433–441.
- 38 J. Renteria, R. Samnakay, S. L. Rumyantsev, C. Jiang, P. Goli, M. S. Shur and A. A. Balandin, *Appl. Phys. Lett.*, 2014, **104**, 153104–153108.
- 39 V. K. Sangwan, H. N. Arnold, D. Jariwala, T. J. Marks, L. J. Lauhon and M. C. Hersam, *Nano Lett.*, 2013, **13**, 4351–4355.
- 40 J. Na, Y. T. Lee, J. A. Lim, D. K. Hwang, G.-T. Kim, W. K. Choi and Y.-W. Song, *ACS Nano*, 2014, **8**, 11753–11762.
- 41 Y. Du, H. Liu, Y. Deng and P. D. Ye, *ACS Nano*, 2014, **8**, 10035–10042.
- 42 A. D. Franklin, *Science*, 2015, **349**, aab2750.
- 43 D. J. Perello, S. H. Chae, S. Song and Y. H. Lee, *Nat. Commun.*, 2015, **6**, 7809.
- 44 S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, John Wiley & Sons, 2006.
- 45 S. Das, M. Demarteau and A. Roelofs, *ACS Nano*, 2014, **8**, 11730–11738.
- 46 F. Hooge, *IEEE Trans. Electron Devices*, 1994, **41**, 1926–1935.
- 47 L. Vandamme, X. Li and D. Rigaud, *IEEE Trans. Electron Devices*, 1994, **41**, 1936–1945.
- 48 L. K. Vandamme and F. Hooge, *IEEE Trans. Electron Devices*, 2008, **55**, 3070–3085.
- 49 B. C. Wang, Y. Y. Lu, S. J. Chang, J. F. Chen, S. C. Tsai, C. H. Hsu, C. W. Yang, C. G. Chen, O. Cheng and P. C. Huang, *IEEE Electron Device Lett.*, 2013, **34**, 151–153.
- 50 W. Chengqing, J. Yu, X. Yong-Zhong, Z. Xing, N. Singh, S. C. Rustagi, L. Guo-Qiang and K. Dim-Lee, *IEEE Electron Device Lett.*, 2009, **30**, 1081–1083.
- 51 Y. Lai, H. Li, D. K. Kim, B. T. Diroll, C. B. Murray and C. R. Kagan, *ACS Nano*, 2014, **8**, 9664–9672.