# Total Ionizing Dose (TID) Effects in GaAs MOSFETs With La-Based Epitaxial Gate Dielectrics

Shufeng Ren, Student Member, IEEE, Maruf A. Bhuiyan, Student Member, IEEE, Jingyun Zhang, Student Member, IEEE, Xiabing Lou, Mengwei Si, Student Member, IEEE, Xian Gong, Rong Jiang, Student Member, IEEE, Kai Ni, Student Member, IEEE, Xin Wan, Student Member, IEEE, En Xia Zhang, Senior Member, IEEE, Roy G. Gordon, Robert A. Reed, Fellow, IEEE, Daniel M. Fleetwood, Fellow, IEEE, Peide Ye, Fellow, IEEE, and T. P. Ma, Fellow, IEEE

Abstract—Epitaxially grown La-based oxide has shown promise as a gate dielectric for GaAs substrate materials with a low interface trap density in the mid to low  $10^{11}~\rm cm^{-2}~eV^{-1}$  range. Total ionizing dose (TID) effects have been studied on GaAs MOSFETs with Al<sub>2</sub>O<sub>3</sub>/La<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub>/La<sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub> gate oxides. Charge trapping mechanisms in GaAs MOSFETs are studied by the AC transconductance dispersion method. Al<sub>2</sub>O<sub>3</sub>/La<sub>2</sub>O<sub>3</sub> gated devices show a combination of electron and hole trapping, whereas Al<sub>2</sub>O<sub>3</sub>/La<sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub> gated devices show primarily hole trapping.

Index Terms—AC transconductance dispersion method (ACGD), atomic layer epitaxy, border traps, GaAs,  $La_2O_3$ , oxide traps.

### I. INTRODUCTION

MOS channels with higher carrier mobility than Si are being intensively studied. GaAs is considered to be one of the promising n-channel materials due to its high electron mobility [1]. Although promising as channel materials, growth of high quality gate oxide with low interface trap density  $D_{it}$  on these III-V substrates has always been a challenge [2].

Manuscript received July 8, 2016; revised September 30, 2016; accepted September 30, 2016. Date of publication October 25, 2016; date of current version February 28, 2017. This work was supported in part by DTRA under contract HDTRA 1-10-1-0042, and by the NSF under MRSEC DMR 1119826. The work at Harvard University was supported by the Center for the Next Generation of Materials by Design, an Energy Frontier Research Center funded by the U.S. DOE, Office of Science. (Shufeng Ren and Maruf A. Bhuiyan contributed equally to this work.)

- S. Ren, M. A. Bhuiyan, and T.P. Ma are with the Electrical Engineering Department and the Center for Research on Interface Structures and Phenomena (CRISP), Yale University, New Haven, CT 06511 USA (e-mail: shufeng.ren@yale.edu; maruf.bhuiyan@yale.edu; t.ma@yale.edu).
- J. Zhang, M. Si, and P. Ye are with Purdue University, West Lafayette, IN 47907 USA (e-mail: zhang389@purdue.edu; msi@purdue.edu; yep@purdue.edu).
- X. Lou, X. Gong, and R. G. Gordon are with Harvard University, Cambridge, MA 02138 USA (e-mail: xiabinglou@fas.harvard.edu; xiangong@g.harvard.edu; gordon@chemistry.harvard.edu).
- R. Jiang, K. Ni, E. X. Zhang, R. A. Reed, and D. M. Fleetwood are with the Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN 37235 USA (e-mail: rong.jiang@vanderbilt.edu; kai.ni@vanderbilt.edu; enxia.zhang@vanderbilt.edu; robert.reed@vanderbilt.edu; dan.fleetwood@vanderbilt.edu).
- X. Wan is with Tsinghua University, Beijing 100084, China (e-mail: wan-x08@mails.tsinghua.edu.cn).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TNS.2016.2620993

To achieve superior interface and bulk quality, there have been efforts on the epitaxial growth of crystalline oxide on III-V materials, especially GaAs [3]–[4].

Methods previously used for such growth were not commercially viable until 2010, when the growth of epitaxial oxide (LaLuO<sub>3</sub>) on GaAs by ALD was reported [5]. Compared to ALD-deposited amorphous  $Al_2O_3$ , a  $D_{it}$  reduction by one order of magnitude was found for LaLuO3, thanks to its crystalline quality. Recently, crystalline La<sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub> films have been successfully deposited on GaAs (111)A substrates as gate dielectrics by atomic layer epitaxy (ALE) with high manufacturability, achieving even lower interfacetrap density and consequently high electron mobility [6]–[8]. La<sub>2</sub>O<sub>3</sub> was found to be lattice-matched with GaAs, leading to excellent interface quality. Epitaxial La<sub>2</sub>O<sub>3</sub> insulators provide a lower density of interfacial traps on GaAs (111) than amorphous dielectric materials [6]. La<sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub> have k values of 22 and 16 [6]; the dielectric thicknesses in these devices are chosen such that their EOT values are 1nm.

In this paper we report a study of total ionizing dose (TID) effects in GaAs MOSFETs with epitaxially grown crystalline gate oxides incorporating La<sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub>. AC transconductance measurement on MOSFETs and measurements of TID effects for La<sub>2</sub>O<sub>3</sub> based capacitors are also performed to understand charge trapping mechanisms. These results are important for potential space applications of these technologies. Moreover, as the adoption of EUV is being considered for the 7 nm node, radiation emitted by lithographic tools can cause damage to devices during their fabrication. Therefore, radiation hardness will be important for future generations of CMOS devices not only for applications in harsh environments, but also to withstand possible radiation damage from fabrication processes.

### II. DEVICES AND EXPERIMENTS

Fabrication of the MOSFETs is done on GaAs (111) wafers. The (111) interface is chosen because the As-As bond, responsible for Fermi level pinning, is hard to form on this surface. After cleaning the wafers with organic solvents, HCl is used to etch away the native oxide. Before deposition of the oxide passivation, the wafers are treated with 10% ammonium


sulfide solution. Two different high-k gate stacks have been deposited: Al<sub>2</sub>O<sub>3</sub>/La<sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub> (Device A) and Al<sub>2</sub>O<sub>3</sub>/La<sub>2</sub>O<sub>3</sub> (Device B). Both the La<sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub> layer and the La<sub>2</sub>O<sub>3</sub> layer are crystalline, and epitaxially grown with high interface quality. An Al<sub>2</sub>O<sub>3</sub> film is in-situ deposited on top of epitaxial La<sub>1.8</sub>Y<sub>2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub>. Details of the deposition process are in [6]. For Device A, 7.5 nm of La<sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub> is deposited by ALE, followed by 6.5 nm of Al<sub>2</sub>O<sub>3</sub> serving as a capping layer to prevent La oxide reacting with water in air and/or during the process. For Device B, 4 nm of La<sub>2</sub>O<sub>3</sub> is deposited by ALE, followed by 4 nm as a Al<sub>2</sub>O<sub>3</sub> capping layer. After the oxide deposition process, two steps of ion implantation (with Si dose of  $1 \times 10^{14}$  cm<sup>-2</sup> at 30 keV and  $1 \times 10^{14}$  cm<sup>-2</sup> at 80 keV) are performed for source/drain (S/D) formation. Annealing at 850 °C is done for ion activation. The S/D implanted area is then covered with a Ni/Au/Ge-based metal stack using photolithography, metal deposition, and a lift-off process. Ohmic contact formation is completed by annealing in N<sub>2</sub> ambient. After ohmic contact, gate electrodes are formed using Ni/Au metallization. Further details of the fabrication process can be found in [7]-[8]. Interfacial traps for La-based dielectric layers for MOS transistor applications are in the range of mid to low  $10^{11}$  cm<sup>-2</sup> eV<sup>-1</sup> [7]–[8], which is among the lowest reported for III-V based gate dielectrics. Excellent device characteristics are observed on as-processed devices. Mobility and subthreshold swings for La<sub>2</sub>O<sub>3</sub> based devices are 1150 cm<sup>2</sup>/V.s and 74 mV/dec, respectively [8]. Drain currents up to 376 mA/mm are also obtained, indicating their promise for future high speed electronics [8]. Schematic diagrams and channel cross section TEMs of the MOSFETs under study are shown in Figs. 1(a) and 1(b). MOS capacitors are also fabricated with 8 nm of La<sub>2</sub>O<sub>3</sub> deposited on GaAs by ALE, followed by 4 nm of Al<sub>2</sub>O<sub>3</sub> as a capping layer.

Devices were irradiated with 10 keV X-rays at a dose rate of 31.5 krad(SiO<sub>2</sub>)/min at room temperature with all device terminals grounded. For MOSFETs, radiation-induced threshold voltage shifts ( $\Delta V_{th}$ ) are measured, and for MOS capacitors, radiation-induced flatband shifts ( $\Delta V_{fb}$ ) are monitored from C-V curves measured at 10 kHz. The AC transconductance dispersion (ACGD) method is employed to characterize oxide-charge trapping in the two epitaxial gate dielectrics [9]–[11]. AC- $G_m$  is a useful technique for probing traps, especially for scaled transistor structures without body contacts, which inhibits the use of charge pumping.

## III. RESULTS AND DISCUSSION

A. Comparison between  $Al_2O_3$  /La<sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub> (Device A) and  $Al_2O_3$  /La<sub>2</sub>O<sub>3</sub> (Device B) GaAs MOSFETs

Figs. 2(a) and 3(a) show  $I_d$ - $V_g$  characteristics for Devices from sets A and B for x-ray doses up to 1000 krad(SiO<sub>2</sub>) with 0 V bias applied during irradiation. Figs. 2(b) and 3(b) show radiation-induced  $V_{th}$  shifts ( $\Delta V_{th}$ ) for these two types of devices, respectively. Negative  $\Delta V_{th}$  is observed in Device A for all doses up to 1000 krad(SiO<sub>2</sub>), indicating net hole trapping in the high-k gate oxide stack. In Device B, positive  $\Delta V_{th}$  is observed at low radiation doses (up to  $\sim$  10 krad(SiO<sub>2</sub>)), and then negative  $\Delta V_{th}$  is






Fig. 1. Schematic representations of GaAs MOSFETs: (a) set-A with Al<sub>2</sub>O<sub>3</sub>/La<sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub> as gate dielectrics; (b) set-B with Al<sub>2</sub>O<sub>3</sub>/La<sub>2</sub>O<sub>3</sub> gate dielectrics. (After [7], [8])

observed up to 1000 krad(SiO<sub>2</sub>), indicating two competing trapping mechanisms, with electron trapping dominating at low doses, and hole trapping becoming dominant at higher doses. This phenomenon was not observed in GaAs or InGaAs MOSFETs with amorphous high-k dielectrics, either in planar or 3D device structures [12].

The magnitude of the  $\Delta V_{th}$  shift in Device B is discernibly smaller than that in Device A, most likely because: 1) the gate stack in Device B is thinner than that in Device A, and 2) the oxide and interface qualities in Device B are better than those in Device A, because La<sub>2</sub>O<sub>3</sub> has a better matched lattice constant to GaAs compared to La<sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub> [8]. Al<sub>2</sub>O<sub>3</sub> traps predominantly holes during irradiation [12], which contributes to the negative  $V_{th}$  shift in each type of device. La<sub>2</sub>O<sub>3</sub> traps electrons during irradiation, which partially offsets the negative  $V_{th}$  shift due to Al<sub>2</sub>O<sub>3</sub>. La<sub>1.8</sub>Y<sub>2</sub>O<sub>3</sub> traps holes, adding




Fig. 2. (a) Shifts of  $I_d$ - $V_g$  curves with increasing dose up to 1000 krad(SiO<sub>2</sub>); (b) threshold voltage shift ( $\Delta V_{th}$ ) as a function of x-ray dose. Negative  $V_{th}$  shift indicates net hole trapping.

to the negative  $V_{th}$  shift caused by trapping in Al<sub>2</sub>O<sub>3</sub>. Hence, the La<sub>1.8</sub>Y<sub>2</sub>O<sub>3</sub> devices show a more negative  $V_{th}$  shift than the La<sub>2</sub>O<sub>3</sub> devices.

Fig. 4 shows radiation effects on gate leakage for a device with an Al<sub>2</sub>O<sub>3</sub>/La<sub>2</sub>O<sub>3</sub> stack (device B). The gate leakage remains unchanged with increasing dose, indicating the high quality of these gate dielectrics.

### B. MOS Capacitors

GaAs MOS capacitors with 4 nm Al<sub>2</sub>O<sub>3</sub>/8 nm La<sub>2</sub>O<sub>3</sub> gate stack are studied to further understand the TID response in Al<sub>2</sub>O<sub>3</sub>/La<sub>2</sub>O<sub>3</sub>-gated devices. Well-behaved pre-irradiation C-V curves have been obtained for MOS capacitors at frequencies ranging from 1 kHz to 1 MHz, as shown in Fig. 5. Frequency dispersion of 3% in the accumulation region has been observed over this frequency range. Hill's method [13] has been adopted in order to extract interface-trap density from single C-V and G-V characteristics at a frequency of 1 MHz. The following equation is used to estimate an initial, as-processed trap density of  $\sim 7 \times 10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup>,




Fig. 3. (a) Shifts of  $I_d$ - $V_g$  curves with increasing dose up to 1000 krad(SiO<sub>2</sub>); (b) positive-then-negative  $V_{th}$  shifts are observed as the dose increases, indicating two trapping mechanisms, electron and hole trapping.




Fig. 4. Gate leakage current vs. gate voltage at  $V_{ds} = 50 \text{ mV}$  for devices from set B irradiated to different radiation doses.

which is comparable to that of results in [6].

$$Dit = \frac{(2.Gmax)/(q.A.\omega)}{\left[\left(\frac{Gmax}{\omega.Cox}\right)^2 + \left(1 - \frac{Cm}{Cox}\right)^2\right]}$$




Fig. 5. Multi-frequency *C-V* curves for GaAs MOS capacitors with 4 nm Al2O3/ 8 nm La2O3.

More detailed information on as-processed device characteristics can be found in [6].

Fig. 6(a) shows the C-V characteristics measured at 10 kHz after each increment of x-ray irradiation dose. Fig. 6(b) summarizes  $\Delta V_{fb}$  at incremental x-ray doses up to 1000 krad(SiO<sub>2</sub>). Consistent with the observed values of  $\Delta V_{th}$ for GaAs MOSFETs having a 4 nm Al<sub>2</sub>O<sub>3</sub>/4 nm La<sub>2</sub>O<sub>3</sub> gate stack (set B), MOS capacitors with 4 nm Al<sub>2</sub>O<sub>3</sub>/8 nm La<sub>2</sub>O<sub>3</sub> gate stacks show positive  $\Delta V_{fb}$  up to 100 krad(SiO<sub>2</sub>), and then shift negatively. Capacitors with thicker epitaxial La<sub>2</sub>O<sub>3</sub> layers show larger positive  $V_{fb}$  shifts compared to devices with thinner La<sub>2</sub>O<sub>3</sub> layers. Moreover, the turn-around dose for  $\Delta V_{fb}$  is higher for devices with thicker La<sub>2</sub>O<sub>3</sub> ( $\sim 100 \text{ krad(SiO}_2)$ ) than with thinner La<sub>2</sub>O<sub>3</sub> ( $\sim 10 \text{ krad(SiO}_2)$ ). The aforementioned observations suggest that radiation induced electron trapping may primarily exist in the crystalline La<sub>2</sub>O<sub>3</sub> layer, whereas hole trapping primarily exists in the Al<sub>2</sub>O<sub>3</sub> layer. Effects of biased irradiation on Al<sub>2</sub>O<sub>3</sub>- and HfO<sub>2</sub>-based devices were considered in [12] and [14], with qualitatively similar results. We focused on zero bias in this work because the built-in electric field is sufficient to observe radiation-induced charge trapping effects without the complicating effects of charge injection from the substrate during the irradiation. Finally, we note that the above results suggest that electron traps have lower densities but higher capture cross sections than hole traps in these materials.

## C. ACGD Measurements

In order to better understand the charge trapping mechanisms in Devices A and B, the AC- $G_m$  dispersion (ACGD) method is employed [9]–[11]. Fig. 7(a) shows the experimental set-up for the ACGD measurement. A lock-in amplifier is used to generate both DC and AC signals having an amplitude of 25 mV. An AC-DC mixer is used to superimpose the AC on top of DC, which is then applied to the device. Current flowing through the channel is passed through a current amplifier, and the output from the amplifier is fed back into the lock-in amplifier. From the first harmonic measurement, the lock-in amplifier can record the variation in drain current due to




Fig. 6. (a) C-V curve (measured at 10 kHz) shifts with increasing radiation dose up to 1000 krad(SiO<sub>2</sub>) for GaAs MOS capacitors with 4 nm Al<sub>2</sub>O<sub>3</sub>/8 nm La<sub>2</sub>O<sub>3</sub> and (b) initial positive  $V_{fb}$  shifts turn negative as the radiation dose increases, indicating two trapping mechanisms, electron and hole trapping.

the application of the AC superimposed DC gate signal. The variation divided by the AC amplitude of the gate voltage gives the AC- $G_m$ . Fig. 7(b) shows the AC- $G_m$  (color) and the DC- $G_m$  (black) characteristics as functions of gate bias for Device A.

Figs. 8(a) and (b) show  $AC-G_m$  measurements as functions of frequency at several different applied gate biases for as-processed Devices from groups A and B, respectively. The frequency range for both devices is between 0.5 Hz and 20 kHz.

It has been previously shown that the sign of the slope of the AC- $G_m$  vs frequency curve can provide insight into the charge trapping mechanism in the gate stack [11]. In the AC- $G_m$  dispersion method, the oxide (border) trap [15] density depends on  $G_m$  and frequency as  $N_{ot} \propto \frac{dG_m}{dln\omega}$ . The sign of  $\frac{dG_m}{dln\omega}$  indicates the trapping mechanism between channel carriers and border traps, electron trapping or hole trapping. For Device A, only one slope is observed for all gate biases, indicating that there is only one dominant trapping




Fig. 7. (a) Schematic diagram of experimental set-up for AC- $G_m$  dispersion measurement; (b) AC- $G_m$  vs gate bias obtained from Device A with  $Al_2O_3/La_{1.8}Y_{0.2}O_3$  gate.

mechanism in the  $Al_2O_3/La_{1.8}Y_{0.2}O_3$  gate stack. However, for Device B, two opposite slopes are observed: the AC- $G_m$  decreases with increasing frequency at high frequencies (above 1kHz), but increases with increasing frequency at lower frequencies, confirming that both electron and hole trapping are observed in these devices. These observations from AC- $G_m$  data for Devices A and B are in good agreement with the corresponding MOSFET TID responses.

The strong AC- $G_m$  signals and the observed frequency dispersion demonstrates that, for each device, it is likely that holes are exchanged with border traps; for Device B at higher frequencies, the exchange of electrons with fast border traps (or interface traps) also contributes to the measured AC- $G_m$  signal.

Finally, we note that oxygen vacancies can act as trap centers in  $La_2O_3$ . Fourfold-coordinated oxygen vacancies with  $V^{-2}$ ,  $V^{-1}$ ,  $V^0$ ,  $V^{+1}$ ,  $V^{+2}$  charge states and sixfold oxygen vacancies with  $V^0$ ,  $V^{+1}$ ,  $V^{+2}$  charge states have been reported in [16], [17]. Hence, it is quite plausible to observe both radiation-induced hole and electron trapping in  $La_2O_3$ -based dielectric layers in MOS devices.




Fig. 8. (a) AC-G<sub>m</sub> vs frequency at various gate biases for Device A with gate stack of Al<sub>2</sub>O<sub>3</sub>/La<sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub>, and (b) Al<sub>2</sub>O<sub>3</sub>/La<sub>2</sub>O<sub>3</sub> (Device B), respectively.

### IV. CONCLUSION

In conclusion, we have observed primarily hole trapping in La<sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub> gated devices, and both electron and hole trapping in the La<sub>2</sub>O<sub>3</sub> gated devices. The thinner dielectric layers and compensating electron trapping in the La<sub>2</sub>O<sub>3</sub>-based devices lead to superior radiation resistance compared to the La <sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub> gated devices. MOS capacitors show similar responses, although the dose for which the hole trapping becomes dominant is higher than has been found in MOS-FETs. This is due to the use of thicker La<sub>2</sub>O<sub>3</sub> layers in capacitor structures. AC- $G_m$  measurements are consistent with the results of the I-V and C-V measurements. With future technology development, it should be expected that the radiationinduced voltage shifts in these dielectric layers should decrease with decreasing dielectric layer thickness. These results are useful to the further development of GaAs MOSFET technology, and show that devices are becoming more promising for potential future, radiation-tolerant technology.

# REFERENCES

 J. A. Del Alamo, "Nanometre-scale electronics with III-V compound semiconductors," *Nature*, vol. 479, no. 7373, pp. 317–323, Nov. 2011.

- [2] J. Robertson, "Model of interface states at III-V oxide interface," *Appl. Phys. Lett.*, vol. 94, no. 15, p. 152104, 2009.
- [3] Y. Liang, J. Kulik, T. C. Eschrich, R. Droopad, Z. Yu, and P. Maniar, "Hetero-epitaxy of perovskite oxides on GaAs(001) by molecular beam epitaxy," *Appl. Phys. Lett.*, vol. 85, no. 7, pp. 1217–1219, 2004
- [4] M. Hong, J. Kwo, A. R. Kortan, J. P. Mannaerts, and A. M. Sergent, "Epitaxial cubic gadolinium oxide as a dielectric for gallium arsenide passivation," *Science*, vol. 283, no. 5409, pp. 1897–1900, Mar. 1999.
- [5] Y. Liu, M. Xu, J. Heo, P. D. Ye, and R. G. Gordon, "Heteroepitaxy of single-crystal LaLuO<sub>3</sub> on GaAs(111)A by atomic layer deposition," *Appl. Phys. Lett.*, vol. 97, no. 16, p. 162910, 2010.
- [6] X. Wang, L. Dong, J. Zhang, Y. Liu, P. D. Ye, and R. G. Gordon, "Heteroepitaxy of La<sub>2</sub>O<sub>3</sub> and La<sub>2-x</sub>Y<sub>x</sub>O<sub>3</sub> on GaAs(111)A by atomic layer deposition: Achieving low interface trap density," *Nano Lett.*, vol. 13, no. 2, pp. 594–599, 2013.
- [7] L. Dong, X. W. Wang, J. Y. Zhang, X. F. Li, R. G. Gordon, and P. D. Ye, "GaAs enhancement-mode NMOSFETs enabled by atomic layer epitaxial La<sub>1.8</sub>Y<sub>0.2</sub>O<sub>3</sub> as dielectric," *IEEE Electron Device Lett.*, vol. 34, no. 4, pp. 487–489, Apr. 2013.
- [8] L. Dong et al., "III-V CMOS devices and circuits with high-quality atomic-layer-epitaxial La<sub>2</sub>O<sub>3</sub>/GaAs interface," in Symp. VLSI Technol. (VLSI-Technology), Dig. Tech. Papers, 2014, pp. 50–51.
- [9] X. Sun and T. P. Ma, "Electrical characterization of gate traps in FETs with Ge and III–V channels," *IEEE Trans. Device Mater. Rel.*, vol. 13, no. 4, pp. 463–479, Dec. 2013.

- [10] X. Sun et al., "AC transconductance dispersion (ACGD): A method to profile oxide traps in MOSFETs without body contact," *IEEE Electron Device Lett.*, vol. 33, no. 3, pp. 438–440, Mar. 2012.
- [11] X. Sun, O. I. Saadat, K. S. Chang-Liao, T. Palacios, S. Cui, and T. P. Ma, "Study of gate oxide traps in HfO<sub>2</sub>/AlGaN/GaN metal-oxidesemiconductor high-electron-mobility transistors by use of alternating current transconductance method," *Appl. Phys. Lett.*, vol. 102, no. 10, p. 103504, 2013.
- [12] S. Ren et al., "Total ionizing dose (TID) effects in extremely scaled ultra-thin channel nanowire (NW) gate-all-around (GAA) InGaAs MOSFETs," *IEEE Trans. Nucl. Sci.*, vol. 62, no. 6, pp. 2888–2893, Dec. 2015.
- [13] W. A. Hill and C. C. Coleman, "A single-frequency approximation for interface-state density determination," *Solid-State Electron.*, vol. 23, pp. 987–993, Sep. 1980.
- [14] A. Y. Kang, P. M. Lenahan, and J. F. Conley, "The radiation response of the high dielectric-constant hafnium oxide/silicon system," *IEEE Trans. Nucl. Sci.*, vol. 49, no. 6, pp. 2636–2642, Dec. 2002.
- [15] D. M. Fleetwood, "Fast and slow border traps in MOS devices," *IEEE Trans. Nucl. Sci.*, vol. 43, no. 3, pp. 779–786, Jun. 1996.
- [16] K. Xiong and J. Robertson, "Oxygen vacancies in high dielectric constant oxides La<sub>2</sub>O<sub>3</sub>, Lu<sub>2</sub>O<sub>3</sub>, and LaLuO<sub>3</sub>," Appl. Phys. Lett., vol. 95, no. 2, p. 022903, 2009.
- [17] K. Xiong and J. Robertson, "Electronic structure of oxygen vacancies in La<sub>2</sub>O<sub>3</sub>, Lu<sub>2</sub>O<sub>3</sub> and LaLuO<sub>3</sub>," *Microelectron. Eng.*, vol. 86, nos. 7–9, pp. 1672–1675, Jul./Sep. 2009.