

# High-Performance Depletion/Enhancement-Mode $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on Insulator (GOOI) Field-Effect Transistors With Record Drain Currents of 600/450 mA/mm

Hong Zhou, Mengwei Si, Sami Alghamdi, Gang Qiu, Lingming Yang, and Peide D. Ye, Fellow, IEEE

Abstract—In this letter, we report on high-performance depletion/enhancement-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on insulator (GOOI) field-effect transistors (FETs) with record high drain currents (ID) of 600/450 mA/mm, which are nearly one order of magnitude higher than any other reported ID values. The threshold voltage (V<sub>T</sub>) can be modulated by varying the thickness of the  $\beta\text{-Ga}_2\text{O}_3$  films and the E-mode GOOI FET can be simply achieved by shrinking the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> film thickness. Benefiting from the good interface between  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> and wide bandgap of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, a negligible transfer characteristic hysteresis, high ID ON/OFF ratio of 10<sup>10</sup>, and low subthreshold swing of 140 mV/decade for a 300-nm-thick SiO<sub>2</sub> are observed. E-mode GOOI FET with source to drain spacing of 0.9- $\mu$ m demonstrates a breakdown voltage of 185 V and an average electric field (E) of 2 MV/cm, showing the great promise of GOOI FET for future power devices.

Index Terms— $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, GOOI FET, D-mode, E-mode, nano-membrane.

### I. INTRODUCTION

ONOCLINIC  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> with an ultra-wide bandgap of 4.6-4.9 eV has been identified as a promising contender for the next generation power devices [1]–[8]. Its ultra-wide bandgap enables the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> material to possess a critical breakdown field (E<sub>c</sub>) of 8 MV/cm. Even at such early development stage, high average E of 3.8 MV/cm and high breakdown voltage (BV) of 750 V have already been achieved [2], [9]. Combined with 100 cm<sup>2</sup>/V·s electron mobility ( $\mu$ ) at room temperature,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> possesses a high Baliga's figure of merit of 3444, defined as  $\varepsilon \mu E_c^3$ , where  $\varepsilon$  is the dielectric constant of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> [10]. In addition to its excellent material property, potential cost effective substrate can be realized through Czochralski method [11], [12]. Besides those aforementioned material characteristics,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> crystal also possesses some unique properties. For instance, its (100) surface has a large lattice constant of 12.23 Å along [100] direction, which allows

Manuscript received November 7, 2016; revised November 26, 2016; accepted November 29, 2016. Date of publication December 2, 2016; date of current version December 27, 2016. This work was supported by the AFOSR under Grant FA9550-12-1-0180 and in part by DTRA under Grant HDTRA1-12-1-0025. The review of this letter was arranged by Editor M. Radosavljevic.

The authors are with the Birck Nanotechnology Center, School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA (e-mail: yep@purdue.edu).

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2016.2635579




Fig. 1. (a) Schematic view of a GOOI FET with a 300 nm  ${\rm SiO_2}$  layer on Si substrate and (b) AFM image of the atomic flat  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> surface after cleavage.

a facile cleavage into thin belts or nano-membranes [6], [13]. Therefore,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on insulator (GOOI) field-effect transistor (FET) can be formed by transferring the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nano-membrane to SiO<sub>2</sub>/Si substrate and followed by regular device fabrication.

On the other hand, the quest for the low on-resistance  $(R_{on})$  and high  $I_D$  are always demanded for improved power device performance. This situation is more severe in E-mode or normally-off devices, and currently the  $I_D$  is less than 10 mA/mm with large  $R_{on}$  [14], [15]. In this letter, we have successfully demonstrated high performance D-mode and E-mode GOOI FETs with record high  $I_D$ , record low  $R_{on}$ , high on/off ratio, low subthreshold swing (SS), and negligible hysteresis. Specifically, the record high performance E-mode GOOI FET, which satisfies the failure-safe requirement of power devices, can be simply achieved by optimizing the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thickness upon specs.

#### II. DEVICE FABRICATION AND MEASUREMENT

Fig. 1(a) and (b) are the schematic of a GOOI FET and atomic force microscopy (AFM) image of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> surface after cleavage, which shows atomically flat and uniform within the whole nano-membrane or the single device. Device fabrication was started from a 6 mm by 6 mm (-201)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> bulk substrate with Sn doping concentration of 2.7 × 10<sup>18</sup> cm<sup>-3</sup>, determined by capacitance -voltage (C-V) measurements [16]. Thin  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nano-membrane was transferred from the substrate cleavage to the SiO<sub>2</sub>/p<sup>+</sup> Si substrate with SiO<sub>2</sub> thickness of 300 nm. The SiO<sub>2</sub>/Si substrates were cleaned in acetone for 24 hours and the Ga<sub>2</sub>O<sub>3</sub> nano-membrane transfer time was within 1 minute. Then source and drain regions were




Fig. 2. (a)  $I_D$ - $V_{DS}$  output characteristics of a D-mode GOOI FET with 94 nm thick  $\beta$ -Ga $_2$ O $_3$  nano-membrane. Record high maximum  $I_D$  of 600 mA/mm is demonstrated. (b) and (c) are linear-scale  $I_D$ - $I_{GS}$  and log-scale  $I_D$ - $I_{GS}$  transfer characteristics of the same device with  $I_T$  =  $I_T$ -80 V, respectively. High on/off ratio of  $I_T$ -80 and low  $I_T$ -80 may be a solution of 300nm SiO $_2$  are obtained. (d) SEM image of a fabricated D-mode GOOI FET.

defined by the VB6 e-beam lithography followed by Ti/Al/Au (15/60/50 nm) metallization and lift-off processes. Prior to the metal deposition, Ar plasma bombardment for 30 s was applied to generate oxygen vacancies to enhance the surface n-type doping for the reduction of the contact resistance (R<sub>c</sub>). The device without Ar bombardment shows poor contacts with Schottky contact like behaviors. Meanwhile, the increase of Ar bombardment time over the optimized 30 s in our experiments results in an increase of the R<sub>c</sub>. Various  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nano-membranes with thickness from 50 nm to 150 nm, confirmed by the AFM measurements, were chosen for the device fabrication. During the device fabrication, there was no capping or protection layer on the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nano-membranes. The device characterizations were carried out with Keithley 4200 Semiconductor Parameter Analyzer.

The success of integrate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on Si substrate shows the potential to migrate the issue of low thermal conductivity of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate by wafer bonding  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on AlN or diamond substrates. The advantage of this device fabrication process can enable to study  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel thickness dependent V<sub>T</sub>, and provide a higher bandgap material underneath the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel for BV enhancement. Most importantly, it offers an effective route to study the fundamental transport properties of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and device performance potentials without using many expensive  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> epitaxy wafers with different channel thickness.

### III. RESULTS AND DISCUSSION

Fig. 2(a) shows the well-behaved direct current (DC) output current-voltage (I-V) of a D-mode GOOI FET with source to drain spacing ( $L_{SD}$ , also gate length  $L_{G}$ ) of 0.85  $\mu$ m and channel thickness of 94 nm. The typical range of physical width of these nano-membrane devices is 0.3 $\sim$ 1  $\mu$ m, accurately determined by scanning electron microscopy (SEM) as shown

in Fig. 2(d). Considering on the depletion width at the edges of the nano-membrane, the presented drain current densities are under-estimated because they are normalized by the physical width instead of effective electrical width. The measurements start from applying the back-gate bias (V<sub>GS</sub>) to 120 V and then stepping to the device pinch-off -110 V with -10 V as the step, while the drain bias (V<sub>DS</sub>) is swept from 0 to 8 V. Maximum drain current densities (I<sub>DMAX</sub>) of 600 mA/mm is obtained, which is nearly one order of magnitude higher than any other reported  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs [1]–[9], [13]. We ascribe this record high IDMAX to the much higher doping concentration of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> membrane applied and the positive back-gate bias reduced source and drain R<sub>c</sub>. The  $R_{on}$  is extracted to be 13  $\Omega$ ·mm. The  $R_{C}$  and sheet resistance (R<sub>SH</sub>) of D-mode devices are extracted to be 2.7  $\Omega$ ·mm and 8.5 k $\Omega/\Box$  at  $V_{GS}=120$  V, respectively, through the transfer length method (TLM) of various similar β-Ga<sub>2</sub>O<sub>3</sub> thickness but with different L<sub>G</sub>. The Schottky-like contacts with large R<sub>c</sub> lead to the I<sub>D</sub>-V<sub>DS</sub> output characteristics of the D-mode devices showing curvature in the linear region. More efforts are needed to improve the contacts, i.e. by Si or Sn ion implantation, to further boost the device performance. Fig. 2(b) and (c) are linear and log-scale transfer characteristics ( $I_D$ - $V_{GS}$ ) of the same device. A  $V_T$  of -80 V is extracted from the linear extrapolation of  $I_D$ - $V_{GS}$  at  $V_{DS} = 1$  V. The peak transconductance ( $g_{max}$ ) is calculated to be 3.3 mS/mm at  $V_{DS} = 5$  V. The peak field-effect mobility ( $\mu_{FE}$ ) is calculated to be 48.8 cm<sup>2</sup>/V·s from the g<sub>max</sub>, which is still a factor of 2 lower than the theoretical limit [17]. Although the oxide thickness is 300 nm, high on/off ratio of 10<sup>10</sup> and low SS of 250 mV/dec are obtained, showing the interface between  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> is of high quality.

Fig. 3(a) presents the I<sub>D</sub>-V<sub>DS</sub> output characteristics of an E-mode GOOI FET with  $L_G = 1.3 \mu m$  and channel thickness of 79 nm. A record high I<sub>DMAX</sub> = 450 mA/mm is obtained, which is more than one order of magnitude higher than any other E-mode MOSFETs [14], [15]. Similar to D-mode device, the Ron, RSH and RC of E-mode device are extracted to be 20  $\Omega$ ·mm, 14.1 k $\Omega/\square$ , and 0.95  $\Omega$ ·mm, respectively. The reduced R<sub>c</sub> of E-mode devices is likely due to the thinner nano-membrane. The backage bias can be more effectively to electrostatically dope the thinner nano-membrane surface where the metal contacts are physically contacted. Fig. 3(b) and 3(c) are the linear and log-scale I<sub>D</sub>-g<sub>m</sub>-V<sub>GS</sub> plots of the same E-mode device. V<sub>T</sub> and g<sub>max</sub> of 7 V and 4.5 mS/mm are extracted at  $V_{DS} = 1$  and 9 V, respectively. The peak  $\mu_{FE}$  of E-mode device is calculated to be 55.2 cm<sup>2</sup>/V·s from the  $g_{max}$ . High on/off ratio of  $10^{10}$ and low SS = 140 mV/dec are also obtained for the E-mode device, benefiting from the ultra-wide bandgap of β-Ga<sub>2</sub>O<sub>3</sub> and high quality interface. The much smaller SS of E-mode devices is due to the thinner  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>. Fig. 3(d) depicts the I<sub>D</sub>-V<sub>GS</sub> hysteresis measurements when the V<sub>GS</sub> is first swept from -15 V to 100 V and then swept back of another E-mode device with a similar thickness of 80 nm. There is a negligible hysteresis for the dual sweep I<sub>D</sub>-V<sub>GS</sub> transfer curves, which further confirms the high quality interface between the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub>.

To have a direct comparison about the  $V_T$  shift from negative values in D-mode to positive values in E-mode by reducing  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nano-membrane thickness, we have carried out measurements on GOOI FETs with various  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thickness. Fig. 4(a) describes the thickness dependent




Fig. 3. (a) Output characteristics  $I_D$ -V<sub>DS</sub> of an E-mode GOOI FET with 79 nm thick of β-Ga<sub>2</sub>O<sub>3</sub> nano-membrane. Record high maximum  $I_D$  of 450 mA/mm is demonstrated. (b) and (c) Linear-scale  $I_D$ -g<sub>m</sub>-V<sub>GS</sub> and log-scale  $I_D$ -V<sub>GS</sub> transfer characteristics of the same device with V<sub>T</sub> = 7 V, respectively. High on/off ratio of  $10^{10}$  and low SS = 140 mV/dec are obtained. (d) Dual-sweep hysteresis measurement of another device with thickness of 80 nm. Negligible hysteresis is observed, which shows the high quality interface.




Fig. 4. (a) Thickness dependent  $I_D$ - $V_{GS}$  plots of various GOOI FETs from D-mode of thicker  $\beta$ - $Ga_2O_3$  to E-mode of thinner  $\beta$ - $Ga_2O_3$ . (b) Thickness dependent  $V_T$  extracted at  $V_{DS}$  = 1 V of 15 devices.

representative  $I_D$ - $V_{GS}$  characteristics. Obviously, the  $V_T$  is shifted from negative to positive when the thickness is slowly reduced. Fig. 4(b) summarizes the extracted thickness dependent  $V_T$  of 15 devices. Generally, they all follow the same trend as shown in Fig. 4(a). The determined thickness dependent  $V_T$  may be valuable in the realization of high performance top gate E-mode GOOI FETs in the near future [18].

To evaluate the potential of GOOI FETs for power device applications, we have performed off-state breakdown measurements on E-mode device. Fig. 5(a) presents the off-state breakdown measurement of an E-mode GOOI FET with  $L_{SD}=0.9~\mu m$  and the membrane thickness of 61 nm. The p<sup>+</sup> Si back-gate is floated during the measurement. The origin of the abrupt increase in  $I_{off}$  at  $V_{DS}=60~V$  is unclear. It is not representative since some of the measured devices don't have this change. A BV = 185 V is observed for the short  $L_{SD}=0.9~\mu m$ . Compared with the BV = 230 V of the




Fig. 5. (a) Off-state breakdown measurement of a floating gate GOOI FET with L<sub>SD</sub> = 0.9  $\mu$ m and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thickness = 61 nm. (b) Simulation of the electrostatic potential of the GOOI FET with L<sub>SD</sub> = 0.9  $\mu$ m and 300 nm SiO<sub>2</sub> gate dielectric. The same color is the equipotential contour. (c) The simulated potential along the source- $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-drain direction. Average E<sub>av</sub> = 2 MV/cm is obtained.

device from AFRL with  $L_{SD}/L_{GD} = 4.4/0.6 \mu m$  reported in [9], our work has reached nearly a 5 times lower R<sub>on</sub>, which can potentially improve the thermal management issues during the on-state. There is a tradeoff between the BV and the thickness of SiO<sub>2</sub>. Thick SiO<sub>2</sub> can help to increase the BV but it makes the poor thermal conductivity issue of β-Ga<sub>2</sub>O<sub>3</sub> even worse. In the near future, GOOI FETs on AlN or diamond substrate might be a good solution to have high BV while maintaining high thermal conductivity of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> to substrate. Fig. 5(b) shows the simulation of the electrostatic potential of the same device as Fig. 5(a). The  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel is modeled with n-type doping concentration of  $1 \times 10^{13}$  cm<sup>-3</sup> to simulate the situation of  $10^{-3} \sim 10^{-4}$  mA/mm off-state I<sub>D</sub>. The simulated potential against position is plotted in Fig. 5(c). The average electrical field (E<sub>av</sub>) in the channel is calculated to be 2 MV/cm, which further confirms the potential of GOOI FETs as next generation power devices.

## IV. CONCLUSION

We have achieved record high  $I_{DMAX}$  of 600/450 mA/mm for D/E-mode GOOI FETs. E-mode device can be realized through the thickness reduction of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nanomembranes. High on/off ratio of  $10^{10}$ , low SS of 140 mV/dec and negligible  $I_D$ -V<sub>GS</sub> hysteresis reveals the high quality interface between  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub>. E-mode GOOI FET with  $L_{SD}=0.9~\mu m$  demonstrates a high BV = 185 V and  $E_{av}=2~MV/cm$ , showing the great promise of GOOI FETs for future power devices.

## ACKNOWLEDGEMENT

The authors thank D. Jena for the valuable discussions and the technical support and guidance from the Sensors Directorate of Air Force Research Laboratory.

#### REFERENCES

- [1] M. Higashiwaki, K. Sasaki, A. Kuramata, T. Masui, and S. Yamakoshi, "Gallium oxide (Ga<sub>2</sub>O<sub>3</sub>) metal-semiconductor field-effect transistors on single-crystal β-Ga<sub>2</sub>O<sub>3</sub> (010) substrates," *Appl. Phys. Lett.*, vol. 100, no. 1, pp. 013504-1–013504-3, Jan. 2012, doi: 10.1063/1.3674287.
- [2] M. H. Wong, K. Sasaki, A. Kuramata, S. Tamakoshi, and M. Higashiwaki, "Field-plated Ga<sub>2</sub>O<sub>3</sub> MOSFETs with a breakdown voltage of over 750 V," *IEEE Electron Device Lett.*, vol. 37, no. 2, pp. 212–215, Feb. 2016, doi: 10.1109/LED.2015.2512279.
- [3] M. Higashiwaki, K. Sasaki, T. Kamimura, M. H. Wong, D. Krishnamurthy, A. Kuramata, T. Masui, and S. Yamakoshi, "Depletion-mode Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor field-effect transistors on β-Ga<sub>2</sub>O<sub>3</sub> (010) substrates and temperature dependence of their device characteristics," *Appl. Phys. Lett.*, vol. 103, pp. 123511-1–123511-4, Sep. 2013, doi: 10.1063/1.4821858.
- [4] K. Sasaki, M. Higashiwaki, A. Kuramata, T. Masui, and S. Yamakoshi, "Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes fabricated by using single-crysta β-Ga<sub>2</sub>O<sub>3</sub> (010) substrates," *IEEE Electron Device Lett.*, vol. 34, no. 4, pp. 493–495, Apr. 2013, doi: 10.1109/led.2013.2244057.
- [5] K. Sasaki, A. Kuramata, T. Masui, E. G. Villora, K. Shimamura, and S. Yamakoshi, "Device-quality β-Ga<sub>2</sub>O<sub>3</sub> epitaxial films fabricated by ozone molecular beam epitaxy," *Appl. Phys. Exp.*, vol. 5, pp. 035502-1–035502-3, Mar. 2012, doi: 10.1143/apex.5.035502.
- [6] W. S. Hwang, A. Verma, H. Peelaers, V. Protasenko, S. Rouvimov, H. Xing, A. Seabaugh, W. Haensch, C. Van de Walle, Z. Galazka, M. Albrecht, R. Fornari, and D. Jena, "High-voltage field effect transistors with wide-bandgap β-Ga<sub>2</sub>O<sub>3</sub> nanomembranes," *Appl. Phys. Lett.*, vol. 104, pp. 203111-1–203111-5, Jun. 2014, doi: 10.1063/1.4884096.
- [7] M. Higashiwaki, K. Sasaki, M. H. Wong, T. Kamimura, D. Krishnamurthy, A. Kuramata, T. Masui, and S. Yamakoshi, "Depletion-mode Ga<sub>2</sub>O<sub>3</sub> MOSFETs on β-Ga<sub>2</sub>O<sub>3</sub> (010) substrates with Si-ion-implanted channel and contacts," in *IEDM Tech. Dig.*, Dec. 2013, pp. 28.7.1–28.7.4, doi: 10.1109/IEDM.2013.6724713.
- [8] K. Sasaki, M. Higashiwaki, A. Kuramata, T. Masui, and S. Yamakoshi, "Si-ion implantation doping in β-Ga<sub>2</sub>O<sub>3</sub> and its application to fabrication of low-resistance ohmic contacts," *Appl. Phys. Exp.*, vol. 6, no. 8, pp. 086502-1–086502-4, Aug. 2013, doi: 10.7567/APEX.6.086502.
- [9] A. J. Green, K. D. Chabak, E. R. Heller, R. C. Fitch, M. Baldini, A. Fiedler, K. Irmscher, G. Wagner, Z. Galazka, S. E. Tetlak, A. Crespo, K. Leedy, and G. H. Jessen, "3.8 MV/cm breakdown strength of MOVPE-grown Sn-doped β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs," *IEEE Electron Device Lett.*, vol. 37, no. 7, pp. 902–905, Jul. 2016, doi: 10.1109/LED.2016.2568139.

- [10] B. J. Baliga, "Power semiconductor-device figure of merit for high-frequency applications," *IEEE Electron Device Lett.*, vol. 10, no. 10, pp. 455–457, Oct. 1989, doi: 10.1109/55.43098.
- [11] K. Irmscher, Z. Galazka, M. Pietsch, R. Uecker, and R. Fornari, "Electrical properties of β-Ga<sub>2</sub>O<sub>3</sub> single crystals grown by the Czochralski method," *J. Appl. Phys.*, vol. 110, pp. 063720-1–063720-8, Sep. 2011, doi: 10.1063/1.3642962.
- [12] Z. Galazka, K. Irmscher, R. Uecker, R. Bertram, M. Pietsch, A. Kwasniewski, M. Naumann, T. Schulz, R. Schewski, D. Klimm, and M. Bickermann, "On the bulk β-Ga<sub>2</sub>O<sub>3</sub> single crystals grown by the Czochralski method," *J. Cryst. Growth*, vol. 404, pp. 184–191, Oct. 2014, doi: 10.1016/j.jcrysgro.2014.07.021.
- [13] S. Ahn, F. Ren, J. Kim, S. Oh, J. Kim, M. A. Mastro, and S. J. Pearton, "Effect of front and back gates on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nano-belt field-effect transistors," *Appl. Phys. Lett.*, vol. 109, pp. 062102-1–062102-4, Aug. 2016, doi: 10.1063/1.4960651.
- [14] K. Zeng, K. Sasaki, A. Kuramata, T. Masui, and U. Singisetti, "Depletion and enhancement mode β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs with ALD SiO<sub>2</sub> gate and near 400 V breakdown voltage," in *Proc. 74th Annu. DRC*, Aug. 2016, pp. 1–2, doi: 10.1109/DRC.2016.7548430.
- [15] M. J. Tadjer, N. A. Mahadik, V. D. Wheeler, E. R. Glaser, L. Ruppalt, A. D. Koehler, K. D. Hobart, C. R. Eddy, and F. J. Kub, "Communications—A (001) β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs with +2.9 V threshold voltage and HfO<sub>2</sub> gate dielectric," ECS J. Solid State Sci. Technol., vol. 5, no. 9, pp. 468–470, Jul. 2016, doi: 10.1149/2.0061609jss.
- [16] H. Zhou, S. Alghamdi, M. W. Si, and P. D. Ye, "Al<sub>2</sub>O<sub>3</sub>/β-Ga<sub>2</sub>O<sub>3</sub>(-201) interface improvement through piranha pretreatment and post deposition annealing," *IEEE Electron Device Lett.*, vol. 37, no. 11, pp. 1411–1414, Nov. 2016, doi: 10.1109/LED.2016.2609202.
- [17] N. Ma, N. Tanen, A. Verma, Z. Guo, T. Luo, H. G. Xing, and D. Jena, "Intrinsic electron mobility limits in β-Ga<sub>2</sub>O<sub>3</sub>," Appl. Phys. Lett., vol. 109, pp. 212101-1–212101-5, Nov. 2016, doi: 10.1063/1.4968550.
- [18] K. D. Chabak, N. Moser, A. J. Green, D. E. Walker, S. E. Tetlak, E. Heller, A. Crespo, R. Fitch, J. P. McCandless, K. Leedy, M. Baldini, G. Wagner, Z. Galazka, X. Li, and G. Jessen, "Enhancement-mode Ga<sub>2</sub>O<sub>3</sub> wrap-gate fin field-effect transistors on native (100) β-Ga<sub>2</sub>O<sub>3</sub> substrate with high breakdown voltage," *Appl. Phys. Lett.*, vol. 109, pp. 213501-1–213501-5, Nov. 2016, doi: 10.106311.4967931.