

Weitong Tian

+1 7658890125

wtian@nd.edu | tianwt2021@mail.sustech.edu.cn

wtian-sudo.github.io

Summary

Electrical Engineering master's student with hands-on skills in **RF IC design and tape-out, semiconductor characterization, and cleanroom processing**. Designed and taped out **3–10 GHz cryogenic LNAs in an STMicroelectronics SiGe process**. Experienced in **ADS device modeling, swept/pulsed I–V and S-parameter measurements, C–V profiling, TRL/LRRM calibration, and K-/W-/D-band load-pull**. Design and simulation tools include Cadence Virtuoso, HFSS, IC-CAP, Sentaurus, and Silvaco ATLAS; fabrication experience includes a full 2- μm CMOS flow, ALD, RIE, lithography, RTA, sputtering, and e-beam evaporation.

Education

University of Notre Dame

South Bend, USA

- Master's student in Electrical Engineering.

Sep. 2025 – Fall 2026 (expected)

Southern University of Science and Technology

Shenzhen, China

- Bachelor of Engineering in Microelectronics | GPA: 3.79 | Class rank: 14/92.

Sep. 2021 – Jun. 2025

University of California San Diego

San Diego, USA

- Exchange student.

Mar. – Sep. 1, 2024

Research Experience

GaN HEMT Analysis | Research Assistant

University of Notre Dame | Prof. Patrick Fay

- Characterize WIN Semiconductors and Northrop Grumman devices using **swept and pulsed I–V and S-parameter measurements**, C–V profiling, and transconductance overshoot analysis.
- Develop **HEMT models in ADS** and fit parameters to large-signal, small-signal, and I–V characteristics.
- Perform **load-pull measurements in the K, W, and D bands** and analyze device performance.

Sep. 2025 – Present

RFIC Design | Research Assistant

Southern University of Science and Technology | Prof. Xiaoguang Liu

- Designed and taped out **3–10 GHz cryogenic low-noise amplifiers (LNAs)** using an **STMicroelectronics SiGe process**.
- Contributed to a resistance test-structure project for cryogenic LNAs through tape-out.
- Investigated algorithms for millimeter-wave radar.

Jun. 2022 – Jun. 2025

Equal-P Antenna Research | Research Assistant

University of California San Diego | Prof. Daniel Sievenpiper

- Participated in digitally tunable capacitor (DTC) design; soldered and measured existing DTC circuits.
- Implemented algorithms for automated antenna S-parameter measurements. Research summary.

Apr. – Sep. 2024

Publications & Manuscripts

Ultra-Thin YAlN-Barrier GaN-Channel High Mobility Electron Transistors

Juncheng Xiong, Md Mehedi Hasan Tanim, Jiangnan Liu, Yu-En Jeng, Rui Shen, **Weitong Tian**, Wesley Turner, Pengcheng Xu, Weifeng Wu, Zetian Mi, and Patrick Fay.

Manuscript submitted, July 12, 2026.

Technical Skills

Programming & Digital Design: Python, MATLAB, Verilog, Java; Vivado; FPGA implementation and verification.

AI & Machine Learning: LLM evaluation, counterfactual text generation, multi-model judging and consensus voting; MLP surrogate modeling, transfer learning and fine-tuning; perspective correction, image classification, and Raspberry Pi computer vision (in progress).

Circuit & Device Tools: Cadence Virtuoso, Keysight ADS, Keysight IC-CAP, Ansys HFSS, Synopsys Sentaurus, Silvaco ATLAS, Lichuang EDA.

RF & Electrical Characterization: Swept/pulsed I–V and S-parameters, C–V profiling, W-band, K-band, and D-band load-pull measurements, transconductance analysis; TRL and LRRM calibration.

Fabrication Equipment: ALD, RIE (dry etching), photo/e-beam lithography, RTA, sputtering systems, and e-beam evaporators.

Selected Projects

RF, Circuits & Devices

Antenna Design | *HFSS*

- Designed and simulated microstrip antennas and arrays, planar antennas on substrates, and broadband antennas to analyze electromagnetic performance.

FMCW Radar Modeling | *MATLAB*

- Developed a millimeter-wave FMCW radar model for multi-target detection, including algorithms to estimate target angle, velocity, and position.

IC Fabrication | *Cleanroom* | *Fabrication report*

- Completed the full **2- μ m CMOS fabrication flow on 100-mm silicon wafers**, from wafer preparation through device and circuit testing.
- Performed photolithography, oxidation and LOCOS isolation, implantation and activation, deposition, wet/dry etching, gate and contact formation, metallization, and passivation.
- Performed process metrology and characterized MOSFETs, CMOS inverters, and TLM structures; tested ring oscillators and sound chips.

Diode & CMOS Device Simulation | *Sentaurus* | *Silvaco ATLAS*

- Simulated diode and CMOS device structures.

Analog, Digital & PCB Design | *Cadence Virtuoso* | *Lichuang EDA*

- Designed a two-stage amplifier, implemented a multi-digit adder, and completed a board-level PCB design across coursework projects.

Programming & Digital Systems

Verilog Digital Design | *Verilog* | *Vivado* | *Processor design report*

- Implemented an arithmetic calculator and contributed to an ARM/RV32I processor project covering pipeline hazards, a four-way cache, floating-point arithmetic, and dual-issue execution, with simulation and FPGA board-test results.

Java Chess Project | *Java* | *GitHub*

- Developed a chess game with game logic and a graphical user interface.

Speech Denoising | *MATLAB*

- Reviewed artificial electronic cochlea research for a speech-denoising project.

Passive Radar Signal Processing | *MATLAB*

- Studied the ambiguity function and generated range-Doppler spectra.

AI & Machine Learning

Sequential LLM Counterfactual Evaluation | *LLMs* | *NLP* | *Evaluation Design*

- Co-designed an evaluation framework for six LLMs sequentially reversing movie-review sentiment, with four independent judges using majority voting.
- Defined label-recovery, judge-agreement, and semantic-similarity measures to distinguish sentiment consistency from accumulated information distortion.

Transfer Learning for RF IC Performance Prediction | *MLP Surrogates* | *Transfer Learning*

- Designed a transfer-learning study to adapt an LNA performance predictor across temperatures or process corners, predicting gain, noise figure, S11, and DC power.
- Designed comparisons of source-model reuse, fine-tuning, and training from scratch to assess transfer across operating conditions with limited simulation data.

Physical Go Board Recognition & Analysis — In Progress | *Raspberry Pi* | *Pi Camera* | *Computer Vision* | *Lightweight Machine Learning*

- Developing recognition of a physical 19×19 Go board using perspective correction and classification of stones and empty intersections. Planned extensions include move tracking and local KataGo analysis.