-3

18_.

SECTION III

GRAPHICS GENERATION SOFTWARE

The graphics generation process is structured on three levels of software. A typical application will use routines from all three levels. These are the chip driver level, the table level and the object level. Figure 3-1 shows the program flow, software structure and its relationship with the outside world.

3.1 Chip Driver Level

The graphics hardware consists of the VDP and 16K VRAM. The VDP has eight write-only control registers and one read-only status register. The chip driver level software interfaces with the VDP registers and VRAM through the VDP. For detailed configuration of the registers, refer to the TMS 9928A VDP Data Manual.

The chip driver level software consists of six subroutines:

READ_VRAM, WRITE_VRAM, READ_REGISTER, WRITE_REGISTER,

FILL_VRAM and MODE_1. The first five routines allow

programs to access the VDP registers and transfer

information to and from VRAM blocks. The sixth routine,

MODE_1, initializes the VDP into a standard

edufiguration.




Figure 3-1 OS Graphics Software/VDF Interface

3	ì	
1	3.1.1.	READ_VRAM
5		
4		Calling Sequence:
5		
6		LD HL, BUFFER
7		LD DE, SRCE
8		LD BC, COUNT
.9		CALL READ_VRAM
10		
11		Description:
AMERICAN .		
12		READ_VRAM reads COUNT bytes from VRAM starting at SRCE
13		and puts them in BUFFER.
14		
15		Parameters:
16		
17		BUFFER This is the starting address of a
18		
19		CRAM buffer which is to receive
20		the data read from VRAM.
21		
22		SRCE VRAM starting address to be read
23		from.
24		
25		

A A	
1	COUNT Number of bytes to be read from
2	VRAM.
3	
4	Side Effects:
5	
6	- Destroys AF, BC, DE and HL.
7	- Cancels any previously initiated VDP operations.
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	

1 3.1.2 WRITE_VRAM 5 Calling Sequence: 4 5 LD HL, BUFFER 6 LD DE, DEST 7 BC, COUNT LD 8 CALL WRITE VRAM 9 10 Description: 11 12 WRITE VRAM takes COUNT bytes from BUFFER and sends them 13 through the VDP to VRAM. The starting address in VRAM 14 for the write operation is given as DEST. 15 16 Parameters: 17 18 This is the starting address of a BUFFER 19 buffer where data to be sent to 20 the VDP is located. 21 22 23 24 25

V. =0			
1	ur.	DEST	This is the VRAM address where the
2			data is to be sent.
3			
4		COUNT	This is the number of bytes that
5			are to be transferred to VRAM.
6			Count should be either less than
7			256 (100H) or even multiples of
S			256. (Ref. ColecoVision Bulletin
9			No. 0002).
10			
11	34	Side Effects:	
12			
13		- Destroys AF, BC, DE	
14		- Cancels any previou	sly initiated VDP operations.
15			
16			
17			
18			
19			
20		2	
21			
22			
23			

3.1.3 READ_REGISTER

Calling Sequence:

CALL READ_REGISTER

Description:

READ_REGISTER reads and returns the contents of the VDP status register in the accumulator. This value should be stored at VDP_STATUS_BYTE in CRAM. The information in this register can only be guaranteed valid during the vertical retrace time.

Return value:

Returns the contents of the VDP status register which has the following form (see VDP manual for further details):

Bit 7 Bit 6 Bit 5 Bits 4..0

Interrupt | Fifth Sprite | Coincidence | Fifth Sprite No.

Figure 3-2

VDP Status Register

Side Effects:

This routine has no effect at all in the processor memory or register space. However, a status read has a significant side effect to the VDP.

It acts as an interrupt acknowledge operation, i.e., it clears the interrupt flag and enables further generation of interrupts.

Thise side effect must be treated with care for two reasons. First of all, as is pointed out in the VDP manual, asynchronous reads may cause the interrupt flag in the status register to be reset before it is detected; this may cause problems in systems that expect to perform synchronization using the interrupt flag.

The second reason concerns interrupts which halt the execution of routines while they are accessing VRAM. In order to re-enable interrupts, a service routine must read the status register. However, to prevent the NMI from re-interrupting the service routine, the user should avoid reading the status register until all of its work is done. A defer interrupt routine, DEF_INT, has been developed to assist the user in handling this situation. Refer to ColecoVision Bulletin No. 0010 for additional information.

.1

3.1.4

WRITE REGISTER

P

Calling Sequence:

LD B, REGISTER

LD C, VALUE

CALL WRITE_REGISTER

Description:

WRITE_REGISTER takes VALUE and writes it to the VDP register numbered REGISTER.

WRITE_REGISTER also maintains two bytes in CRAM starting at address VDP_MODE_WORD. The first is intended to duplicate the current contents of VDP Register 0, and the second to duplicate Register 1. When writing to a register using WRITE_REGISTER, the appropriate half of VDP_MODE_WORD is updated.

	-
1	I
2	I
3	
•	S. Simel
3	STATE OF
6	National Property
7	Series S
3	
9	Service Servic
20	
11	
12	I
13	
14	l
15	I
16	
17	
18	I
19	1
20	İ
21	I
22	l
23	l
24	
25	1

Parameters:

REGISTER

This is the VDP register number

(0 - 7) to be written.

VALUE

This is the value to be written to

REGISTER.

Side Effects:

- Destroys the AF register pair.

1	į		
2	3.1.5	FILL_VRAM	
4		Calling Se	quence:
6		LD	HL, ADDRESS
7 8			DE, COUNT
Đ		LD	A. VALUE
10		CALL	FILL_VRAM
11			
12		Description	n:
13		FILL VRAM	writes COUNT copies of VALUE to VRAM starting
14		at ADDRESS	
15			
16 17		Parameters	:
28			
19		ADDRESS	VRAM address to start fill
20			operation.
21		COUNT	Number of butter to fill
22		COUNT	Number of bytes to fill.
23 24			55

COLECOVISION PROGRAMMERS' MANUAL Rev. 5 COleco Industries, Inc. 1982 CONFIDENTIAL DOCUMENT - DO NOT COPY

3-14

197	
1	VALUE 8-bit value to fill with.
2	
3	Side Effects:
4	
5	- Destroys AF and DE.
6	- Cancels all previously initiated VRAM operations.
7	- Cantera wil previously imparations
8	Calls to other OS routines:
9	
10	- READ REGISTER (Ref. Sec. 3.1.3)
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	

1 MODE 1 3.1.6 3 Calling Sequence: CALL MODE 1 7 8 Description: 9 10 MODE_1 sets the VDP to graphics mode 1 and sprite size 11 O. It also uses the INIT TABLE routine to define the 12 VRAM table addresses as follows: 13 - 3800H 14 - Sprite Generator Table - 2000H - Patter Color Table - 1B00H 15 - Sprite Attribute Table - 1800H - Pattern Name Table 16 - 0000H - Pattern Generator Table 17 18 When MODE_1 returns, the screen is blanked and the 19 backdrop plane color is set to black. 20 21 22 23 24 25

1	
2	Side Effects:
4 5	- Destroys AF, BC and HL.
6	Calls to other OS routines:
7	
8	- WRITE_REGISTER
9	- INIT_TABLE
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	,
94	

3.2 Table Level

The VDP requires various table areas within VRAM to operate. These tables are interrelated, each controlling its own aspect of the graphics generation process. The table level software provides routines which will read or write VRAM with respect to these table areas. The routines also provide the capability of reading and writing entire tables entries or sections of these entries up to and including the whole table. This level also has special functions which were found helpful.

The major difference between the table level and the chip driver level is that the applications programmer is no longer required to manipulate VRAM addresses on the table level. Instead, each of the VRAM tables is assigned a number or table code as listed in Table 3-1.

1
•
9
-

9 4 5

Table Name	Code
Sprite attribute table Sprite generator table Pattern name table Pattern generator table Pattern color table	0 1 2 3 4

Table 3-1 VRAM Table Code

When an applications program needs to operate on a table, only a table code needs to be passed to the applicable table processing the routine.

Furthermore, in graphics mode 1 and graphics mode 2, which are supported by the OS graphics software, the tables have more or less fixed shapes. The entry numbers and bytes per entry for each of the five tables, as well as their boundaries, is given in Table 3-2.

2	
5	
4	
5	
6	
7	

Ž3

CODE	MODE(S)	ENTRIES	ENTRY	EQUIVALENTS
0	1 & 2	32	4	80H
	1 & 2	256	8	800H
2	1 & 2	768	1	400H
3	1	256	8	800H
3	2	768	8	H008
4	1	32	1	40H
14	2	768	8	5000H

Table 3-2
Table Entries and Boundaries

The table management software takes advantage of this regularity by letting application programs address table entries as integral entities. Let us take, for example, the task of getting the 14th sprite attribute entry from VRAM. In terms of the chip driver software, the task appears as follows:

- Get sprite attribute table address.
- Calculate offset into table (14 * table row length).
- Add offset to address.
- Read one table entry (4 bytes) from VRAM at off set + attribute table address.

		CON
1	Ĭ	
2		
3		
4	Manage	
5		
6		
7	CENTRUC	
8		
9	COMBINE	
10		
11		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21	Ì	
22		
23	l	
24	1	
25	1	

On the other hand, when using the table level software, the task is now reduced to the folfowing:

- Give offset into table (14).
- Give table code.
- Give item count (1):
- Call GET_VRAM (places the desired bytes at a user-defined area).

In a video program that requires accessing the sprite attribute table frequently (for example, an action-oriented game), the table level method constitutes a significant savings in cartridge code.

Software in the table level may be further subdivided into three groups of routines as follows:

- Table Managers
- Table-oriented Graphics Routines
- Sprite Reordering Software

3.2.1 Table Managers

There are three routines in this group: INIT_TABLE,

GET_VRAM and PUT_VRAM. As the names imply, they deal

with table initialization, getting data from tables and

placing data into tables, respectively.

Table initialization is a very simple operation which involves assigning a base address to a table. The base addresses are "saved" for later use by GET_VRAM and PUT_VRAM for address calculations and remain fixed until they are reinitialized. GET_VRAM and PUT_VRAM both take a table code, an entry number, as well as an element count and a buffer address in CRAM as parameters when they perform their respective transfers of information between CRAM and VRAM.

3.2.1.1 INIT_TABLE

Calling Sequence:

LD A, TABLE_CODE

LD HL, ADDRESS

CALL INIT TABLE

Description:

INIT_TABLE takes a table code and a VRAM address at which that table is to reside, and initializes the VDP base address register for the given table. It also stores the unconverted form of the address in an array called VRAM_ADDR_TABLE for later use in address arithmetic. This address is stored at VRAM_ADDR_TABLE [TABLE_CODE].

INIT_TABLE makes use of the current graphics mode in determining the actual value written to the base address register in some cases. It determines the graphics mode

by looking at the VDP MODE WORD. Thus, it is imperative 1 that the graphics mode be set up using WRITE REGISTER before INIT TABLE. Parameters: Number of the table to be 7 TABLE CODE initialized. TABLE CODE must be one of the legal table codes 9 defined in (Table 3-17. TO 11 Intended VRAM address of table. ADDRESS 12 Each table has its own boundary 13 defined by the table base address 14 in the VDP control register. The 15 user should refer to Table 3-2 for 16 the proper table boundary. 17 18 Side Effects: 19 20 - Destroys AF, BC, HL, IX and IY. 21 22 23 24

25

Calls to other OS routines:

- REG_WRITE

1	
2	
5	
4	
Sires.	
5	
5	
7	
8	
9	
IO	
11	
12	
15	
14	
15	
16	
17	
13	
19	
20	
21	
22	
23	
24	

3.2.1.2 GET_VRAM

Calling Sequence:

LD A, TABLE CODE

LD DE, START_INDEX

LD HL, DATA

LD IY, COUNT

CALL GET_VRAM

Description:

GET_VRAM reads into the CRAM buffer DATA, COUNT entries from the table specified by TABLE_CODE, which starts at the table entry number START_INDEX.

GET_VRAM uses the VDP_MODE_WORD and VRAM_ADDR_TABLE to calculate VRAM addresses and byte counts. It is imperative, before calling GET_VRAM, that the graphics mode be initialized using WRITE_REGISTER, and that the table being accessed be initialized using INIT_TABLE.

1	Parameters:	
2		
5	TABLE_CODE VRAM	table code (Table 3-1) to be
4	read	•
5		
6	START_INDEX START	_INDEX is a two-byte number
7	that	indicates the starting entry
8	of t	he table.
9		
10	The r	ange of START_INDEX is table
11		ident. However, no boundary
12	check	ing is done; therefore, if an
13	index	s is given that is outside the
14	ranze	of the table, but still a
15	1.002	VRAM address, the specified
16	numbe	er of "entries" will be
17	extr	acted from that location in
18	VRAM.	•
19		
20	Both	the pattern generator and the
21	colo	r tables in graphics mode 2
22	370	768 entries long and they are
23		
24		
25		
26	1	