Review Notes for Computer Architecture

Yi Gu

December 25, 2019

$$\bullet \ \ \mathrm{CPI} = \frac{\mathrm{CPU\ Time} \times \mathrm{Clock\ Rate}}{\mathrm{Instrution\ Count}} = \frac{\mathrm{Cycles}}{\mathrm{Instrution\ Count}}$$

• CPI = Cycle Time
$$\times \sum_{j=1}^{n} \text{CPI}_{j} \times I_{j}$$

• CPI =
$$\sum_{j=1}^{n} \text{CPI}_j \times F_j$$
, where $F_j = \frac{I_j}{\text{Instrution Count}}$

- $CPI_{Pipelined} = Ideal CPI + Average Stall cycles per Inst$

$$\bullet \ \ \text{Speedup} = \frac{\text{Ideal CPI} \times \text{Pipeline depth}}{\text{Ideal CPI} + \text{Pipeline stall CPI}} \times \frac{\text{Cycle Time}_{\text{unpipelined}}}{\text{Cycle Time}_{\text{pipelined}}}$$

• If ideal CPI is 1, then Speedup =
$$\frac{\text{Pipeline depth}}{1 + \text{Pipeline stall CPI}} \times \frac{\text{Cycle Time}_{\text{unpipelined}}}{\text{Cycle Time}_{\text{pipelined}}}$$

- Temporal Locality (time), Spatial Locality (space)
- Compulsory Misses (cold start), Capacity Misses, Conflict Misses
- Write Through, Write back
- synonym/alias (two va, same pa)

$$\bullet \ \ \mathrm{CPU \ time} = \mathrm{IC} \times \left(\mathrm{CPI}_{\mathrm{Execution}} + \frac{\mathrm{Mem \ Access}}{\mathrm{Inst}} \times \mathrm{Miss \ Rate} \times \mathrm{Miss \ Penalty} \right) \mathrm{Cycle \ Time}$$

$$\bullet \ \ \mathrm{CPU \ time} = \mathrm{IC} \times \left(\frac{\mathrm{AluOps}}{\mathrm{Inst}} \times \mathrm{CPI}_{\mathrm{AluOps}} + \frac{\mathrm{Mem \ Access}}{\mathrm{Inst}} \times \mathrm{AMAT}\right) \times \mathrm{Cycle \ Time}$$

- $AMAT = Hit Time + Miss Rate \times Miss Penalty$
- Reduce Miss Rate: larger block size, higher associativity, victim cache, pseudo-associativity, hardware
 prefetching, softerware prefetching, compiler optimizations
- Reduce Miss Penalty: read priority over write, early restart and critical word first, non-blocking cache, second-level cache
- Reduce Hit Time: small and simple cache, avoid address translation, pipeline cache
- Structural hazard, Data hazard (RAW, WAR, WAW), Control hazard
- HW (Tomasulo) vs. SW (VLIW) Speculation -> P115