	1	2			3		4
SR	_Simulation_	Board A	2.0	31	DP_RECEIVER4_2	Peiwu.Ren	2016/11/9
_الادر	_3111141411011	Dodiu A	2.0	32	DP_RECEIVER4_3	Peiwu.Ren	2016/11/9
				33	USB_A_1	Peiwu.Ren	2016/11/9
PAGE	SCHEMATIC CONTENTS	MASTER	DATE	34	USB_A_2	Peiwu.Ren	2016/11/9
1	Description	Peiwu.Ren	2016/11/9	35	USB_A_3	Peiwu.Ren	2016/11/9
2	UUT1	Peiwu.Ren	2016/11/9	36	USB_A_4	Peiwu.Ren	2016/12/8
3	UUT2	Peiwu.Ren	2016/11/9	37	SD_CARD	Peiwu.Ren	2016/11/9
4	UUT3	Peiwu.Ren	2016/11/9	38	Potassium_board	Peiwu.Ren	2016/11/9
5	UUT4	Peiwu.Ren	2016/11/9	39	E-LOAD1	Peiwu.Ren	2016/11/9
6	CC&VBUS_RELAY_1	Peiwu.Ren	2016/12/8	40	E-LOAD2	Peiwu.Ren	2016/11/9
7	CC&VBUS_RELAY_2	Peiwu.Ren	2016/11/9	41	POWER_SUPPLY_1	Peiwu.Ren	2016/11/9
8	PD_CONTROLLER	Peiwu.Ren	2016/11/9	42	POWER_SUPPLY_2	Peiwu.Ren	2016/12/8
9	DP_MUX1	Peiwu.Ren	2016/11/9	43	POWER_SUPPLY_3	Peiwu.Ren	2016/12/8
10	DP_MUX2	Peiwu.Ren	2016/11/9	44	POWER_SUPPLY_4	Peiwu.Ren	2016/12/8
11	DP_MUX3	Peiwu.Ren	2016/11/9	45	IO_Expanders	Peiwu.Ren	2016/12/8
12	DP_MUX4	Peiwu.Ren	2016/11/9	46	CORE_BOARD_INTERFACE	Peiwu.Ren	2016/12/8
13	USB2.0&USB3.0_1	Peiwu.Ren	2016/11/9				
	0002:000000:0_1						
14	USB2.0&USB3.0_2	Peiwu.Ren	2016/11/9	Change	Loas		
				Change	Logs		
14	USB2.0&USB3.0_2	Peiwu.Ren	2016/11/9	Change VER A1.0 Create	Logs		2016/11/9
14 15	USB2.0&USB3.0_2 USB2.0&USB3.0_3	Peiwu.Ren Peiwu.Ren	2016/11/9		Logs		2016/11/
14 15 16	USB2.0&USB3.0_2 USB2.0&USB3.0_3 USB2.0&USB3.0_4	Peiwu.Ren Peiwu.Ren Peiwu.Ren	2016/11/9 2016/11/9 2016/11/9	VER A1.0 Create			
14 15 16 17	USB2.0&USB3.0_2 USB2.0&USB3.0_3 USB2.0&USB3.0_4 DP_REDRIVER1	Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren	2016/11/9 2016/11/9 2016/11/9 2016/11/9	VER A1.0 Create VER A1.1			
14 15 16 17 18	USB2.0&USB3.0_2 USB2.0&USB3.0_3 USB2.0&USB3.0_4 DP_REDRIVER1 DP_REDRIVER2	Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren	2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9	VER A1.0 Create VER A1.1 Add potassium circuit	it		
14 15 16 17 18 19	USB2.0&USB3.0_2 USB2.0&USB3.0_3 USB2.0&USB3.0_4 DP_REDRIVER1 DP_REDRIVER2 DP_REDRIVER3	Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren	2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9	VER A1.0 Create VER A1.1 Add potassium circuit VER A2.0 1.modify the core bo	it		
14 15 16 17 18 19	USB2.0&USB3.0_2 USB2.0&USB3.0_3 USB2.0&USB3.0_4 DP_REDRIVER1 DP_REDRIVER2 DP_REDRIVER3 DP_REDRIVER4	Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren	2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9	VER A1.0 Create VER A1.1 Add potassium circuit VER A2.0 1.modify the core bo	oard's PCB package module to each channel		
14 15 16 17 18 19 20 21	USB2.0&USB3.0_2 USB2.0&USB3.0_3 USB2.0&USB3.0_4 DP_REDRIVER1 DP_REDRIVER2 DP_REDRIVER3 DP_REDRIVER4 DP_RECEIVER1_1	Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren Peiwu.Ren	2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9	VER A1.0 Create VER A1.1 Add potassium circuit VER A2.0 1.modify the core bo 2. Add power supply 3.modify DAC5V to V	oard's PCB package module to each channel		
14 15 16 17 18 19 20 21	USB2.0&USB3.0_2 USB2.0&USB3.0_3 USB2.0&USB3.0_4 DP_REDRIVER1 DP_REDRIVER2 DP_REDRIVER3 DP_REDRIVER4 DP_RECEIVER1_1 DP_RECEIVER1_2	Peiwu.Ren	2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9	VER A1.0 Create VER A1.1 Add potassium circuit VER A2.0 1.modify the core bo 2. Add power supply 3.modify DAC5V to V	oard's PCB package module to each channel VCC3V3 ration mode of the redriver		
14 15 16 17 18 19 20 21 22 23	USB2.0&USB3.0_2 USB2.0&USB3.0_3 USB2.0&USB3.0_4 DP_REDRIVER1 DP_REDRIVER2 DP_REDRIVER3 DP_REDRIVER4 DP_RECEIVER1_1 DP_RECEIVER1_2 DP_RECEIVER1_3	Peiwu.Ren	2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9	VER A1.0 Create VER A1.1 Add potassium circuit VER A2.0 1.modify the core bo 2. Add power supply 3.modify DAC5V to V 4.Modify the configuration	oard's PCB package module to each channel VCC3V3 ration mode of the redriver		2016/11/
14 15 16 17 18 19 20 21 22 23 24	USB2.0&USB3.0_2 USB2.0&USB3.0_3 USB2.0&USB3.0_4 DP_REDRIVER1 DP_REDRIVER2 DP_REDRIVER3 DP_REDRIVER4 DP_RECEIVER1_1 DP_RECEIVER1_2 DP_RECEIVER1_3 DP_RECEIVER1_3 DP_RECEIVER2_1	Peiwu.Ren	2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9	VER A1.0 Create VER A1.1 Add potassium circuit VER A2.0 1.modify the core bo 2. Add power supply 3.modify DAC5V to V 4.Modify the configur 5.Add a USB_A test of	oard's PCB package module to each channel VCC3V3 ration mode of the redriver ciruit		2016/11/
14 15 16 17 18 19 20 21 22 23 24 25	USB2.0&USB3.0_2 USB2.0&USB3.0_3 USB2.0&USB3.0_4 DP_REDRIVER1 DP_REDRIVER2 DP_REDRIVER3 DP_REDRIVER4 DP_RECEIVER1_1 DP_RECEIVER1_2 DP_RECEIVER1_3 DP_RECEIVER2_1 DP_RECEIVER2_1	Peiwu.Ren	2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9	VER A1.0 Create VER A1.1 Add potassium circuit VER A2.0 1.modify the core bo 2. Add power supply 3.modify DAC5V to V 4.Modify the configur 5.Add a USB_A test of	oard's PCB package module to each channel VCC3V3 ration mode of the redriver ciruit	telligent	2016/11/:
14 15 16 17 18 19 20 21 22 23 24 25 26	USB2.0&USB3.0_2 USB2.0&USB3.0_3 USB2.0&USB3.0_4 DP_REDRIVER1 DP_REDRIVER2 DP_REDRIVER3 DP_RECEIVER1_1 DP_RECEIVER1_2 DP_RECEIVER1_3 DP_RECEIVER2_1 DP_RECEIVER2_1 DP_RECEIVER2_1 DP_RECEIVER2_2 DP_RECEIVER2_3	Peiwu.Ren	2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9	VER A1.0 Create VER A1.1 Add potassium circuit VER A2.0 1.modify the core bo 2. Add power supply 3.modify DAC5V to V 4.Modify the configur 5.Add a USB_A test of	oard's PCB package module to each channel VCC3V3 ration mode of the redriver ciruit	telligent	2016/11/
14 15 16 17 18 19 20 21 22 23 24 25 26 27	USB2.0&USB3.0_2 USB2.0&USB3.0_3 USB2.0&USB3.0_4 DP_REDRIVER1 DP_REDRIVER2 DP_REDRIVER3 DP_RECEIVER1_1 DP_RECEIVER1_2 DP_RECEIVER1_3 DP_RECEIVER2_1 DP_RECEIVER2_1 DP_RECEIVER2_1 DP_RECEIVER2_2 DP_RECEIVER2_3 DP_RECEIVER3_1	Peiwu.Ren	2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9	VER A1.0 Create VER A1.1 Add potassium circuit VER A2.0 1.modify the core bo 2. Add power supply 3.modify DAC5V to V 4.Modify the configur 5.Add a USB_A test of	oard's PCB package module to each channel /CC3V3 ration mode of the redriver ciruit Customer	r Intelligent	Drawn by Pe
14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	USB2.0&USB3.0_2 USB2.0&USB3.0_3 USB2.0&USB3.0_4 DP_REDRIVER1 DP_REDRIVER2 DP_REDRIVER3 DP_RECEIVER1_1 DP_RECEIVER1_2 DP_RECEIVER1_3 DP_RECEIVER2_1 DP_RECEIVER2_1 DP_RECEIVER2_3 DP_RECEIVER3_1 DP_RECEIVER3_1 DP_RECEIVER3_2	Peiwu.Ren	2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9 2016/11/9	VER A1.0 Create VER A1.1 Add potassium circuit VER A2.0 1.modify the core bo 2. Add power supply 3.modify DAC5V to V 4.Modify the configur 5.Add a USB_A test of	oard's PCB package module to each channel VCC3V3 ration mode of the redriver ciruit		2016/11/



















