

# Hi3796M V100 Intelligent Network Terminal Media Processor Hardware User Guide

Issue 01

Date 2015-08-20

#### Copyright © HiSilicon Technologies Co., Ltd. 2015. All rights reserved.

No part of this document may be reproduced or transmitted in any form or by any means without prior written consent of HiSilicon Technologies Co., Ltd.

#### **Trademarks and Permissions**



HISILICON, and other HiSilicon icons are trademarks of HiSilicon Technologies Co., Ltd.

All other trademarks and trade names mentioned in this document are the property of their respective holders.

#### **Notice**

The purchased products, services and features are stipulated by the contract made between HiSilicon and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Unless otherwise specified in the contract, all statements, information, and recommendations in this document are provided "AS IS" without warranties, guarantees or representations of any kind, either express or implied.

The information in this document is subject to change without notice. Every effort has been made in the preparation of this document to ensure accuracy of the contents, but all statements, information, and recommendations in this document do not constitute a warranty of any kind, express or implied.

## HiSilicon Technologies Co., Ltd.

Address: Huawei Industrial Base

> Bantian, Longgang Shenzhen 518129

People's Republic of China

Website: http://www.hisilicon.com

Email: support@hisilicon.com

i

## **About This Document**

## **Purpose**

This document describes the hardware package, pins, pin multiplexing registers, electrical specifications, schematic diagram design, printed circuit board (PCB) design, thermal design, soldering technology, moisture-sensitive specifications, and interface timings for Hi3796M V100. It also describes precautions for using Hi3796M V100.

This document provides hardware design reference for hardware development engineers.

## **Related Version**

The following table lists the product version related to this document.

Product Name	Version
Hi3796M	V1XX

## **Intended Audience**

This document is intended for:

- Technical support engineers
- Board hardware development engineers

## **Symbol Conventions**

The symbols that may be found in this document are defined as follows.

Symbol	Description
<b>A</b> DANGER	Alerts you to a high risk hazard that could, if not avoided, result in serious injury or death.

Symbol	Description
<b>MARNING</b>	Alerts you to a medium or low risk hazard that could, if not avoided, result in moderate or minor injury.
A CAUTION	Alerts you to a potentially hazardous situation that could, if not avoided, result in equipment damage, data loss, performance deterioration, or unanticipated results.
©—¹ TIP	Provides a tip that may help you solve a problem or save time.
NOTE	Provides additional information to emphasize or supplement important points in the main text.

## **Register Attributes**

The register attributions that may be found in this document are defined as follows.

Symbol	Description	Symbol	Description
RO	The register is read-only.	RW	The register is read/write.
RC	The register is cleared on a read.	WC	The register can be read.  The register is cleared when 1 is written.  The register keeps unchanged when 0 is written.

## **Reset Value Conventions**

In the register definition tables:

- If the reset value (for the Reset row) of a bit is "?", the reset value is undefined.
- If the reset values of one or multiple bits are "?", the total reset value of a register is undefined and is marked as "-".

# **Numerical System**

The expressions of data capacity, frequency, and data rate are described as follows.

Type	Symbol	Value
Data capacity (such as the RAM capacity)	K	1024
	M	1,048,576

Type	Symbol	Value
	G	1,073,741,824
Frequency, data rate	k	1000
	M	1,000,000
	G	1,000,000,000

The expressions of addresses and data are described as follows.

Symbol	Example	Description
0x	0xFE04, 0x18	Address or data in hexadecimal
0b	0b000, 0b00 00000000	Data or sequence in binary (register description is excluded.)
X	00X, 1XX	In data expression, X indicates 0 or 1. For example, 00X indicates 000 or 001 and 1XX indicates 100, 101, 110, or 111.

## **Change History**

Changes between document issues are cumulative. Therefore, the latest document issue contains all changes made in previous issues.

#### Issue 01 (2015-08-20)

This issue is the first official release, which incorporates the following changes.

The information aboat TS interface is modified.

#### Issue 00B02 (2014-12-26)

This issue is the second draft release, which incorporates the following changes.

The pull-up/pull-down enable information about some pin multiplexing registers is updated.

#### Issue 00B01 (2014-11-20)

This issue is the first draft release.

# **Contents**

About This Document	i
1 Package and Pins	1
1.1 Package and Pinout	
1.1.1 Package	1
1.1.2 Pin Map	2
1.1.3 Pin Arrangement	5
1.2 Pin Description	14
1.2.1 Pin Types	14
1.2.2 ADAC Pins	15
1.2.3 HDMI Pins	15
1.2.4 USB Pins	17
1.2.5 DDR Pins	19
1.2.6 FE Pins	23
1.2.7 PLL Pins.	24
1.2.8 VDAC Pins	24
1.2.9 EBI Pins	25
1.2.10 SYS Pins	26
1.2.11 I <sup>2</sup> C Pins	27
1.2.12 I <sup>2</sup> S Pins	28
1.2.13 IR Pin	
1.2.14 JTAG Pins	29
1.2.15 LED Pins	30
1.2.16 NANDC Pins	31
1.2.17 SDIO Pins	32
1.2.18 SIM Pins	34
1.2.19 SLIC Pins	34
1.2.20 SPDIF Pin	35
1.2.21 STANDBY_PWROFF Pin	36
1.2.22 TSI Pins	36
1.2.23 UART Pins	37
1.2.24 PG Pins	38
1.3 Register Summary	40

	1.4 Register Description	43
	1.5 Software Multiplexed Pins	105
	1.5.1 MEM	105
	1.5.2 JTAG	107
	1.5.3 TS	108
	1.5.4 I <sup>2</sup> C	109
	1.5.5 Audio	110
	1.5.6 HDMI TX	111
	1.5.7 NET	112
	1.5.8 SDIO	
	1.5.9 SYS	114
	1.5.10 SPI	115
2 El	lectrical Specifications	117
	2.1 Power Consumption	
	2.2 Rated Operating Voltages	117
	2.3 Recommended Operating Conditions	
	2.4 DC/AC Electrical Specifications	
	2.5 Power-On and Power-Off Sequences	121
3 Sc	chematic Diagram Design Recommendations	123
	3.1 Small System	
	3.1.1 Clocking Circuit	
	3.1.2 Reset and Watchdog Circuits	
	3.1.3 JTAG Debug Interface	
	3.1.4 System Configuration Circuit for Hardware Initialization	
	3.1.5 DDR Circuit	
	3.1.6 Flash Circuit	128
	3.2 Power Supply	130
	3.2.1 CPU/Core Power Supply	
	3.2.2 I/O Power Supply	
	3.2.3 DDR Power Supply	130
	3.2.4 PLL Power Supply	131
	3.2.5 Standby Power Supply	131
	3.2.6 Standby Circuit	132
	3.2.7 Precautions	132
	3.3 Peripheral Interfaces	133
	3.3.1 SDIO Interface	133
	3.3.2 Ethernet Ports	
	3.3.3 USB Ports	134
	3.3.4 ADAC Interface	
	3.3.5 VDAC Interface	
	3.3.6 HDMI Interface	135

3.3.7 TSI Interface	
3.3.8 SCI Interface	
4 PCB Design Recommendations	137
4.1 Stack and Layout	
4.1.1 Stack	
4.1.2 Fanout	
4.2 PCB Design Recommendations for the Small System	
4.2.1 Power Supplies for the Small System	
4.2.2 Clock and Reset Circuits	139
4.2.3 DDR Signals	
4.2.4 Flash Signals	
4.3 PCB Design Recommendations for Typical Peripheral Interface	ces141
4.3.1 SDIO Interface	141
4.3.2 USB Ports	142
4.3.3 ADAC Interface	
4.3.4 VDAC Interface	
4.3.5 HDMI Interface	144
4.3.6 TSI Interface	144
4.3.7 SCI Interface	145
4.3.8 Others	
5 Thermal Design Recommendations	146
5.1 Rated Operating Environment	
5.2 Reference Design for Heat Dissipation	
5.3 Reference Thermal Design for Circuits	
5.3.1 Schematic Diagram	
5.3.2 PCB	
6 Soldering Process Recommendations	151
6.1 Overview	
6.2 Requirements of Lead-Free Reflow Soldering	
6.3 Requirements of Mixing Reflow Soldering	
7 Moisture-Sensitive Specifications	
7.1 Overview	
7.2 HiSilicon Moisture-proof Packaging	
7.2.1 Basic Information	
7.2.2 Incoming Inspection	
7.2.3 Storage and Usage	
7.3 Rebaking	
8 Interface Timings	
8.1 DDR Interface Timings	
8.1.1 Write Timings	
0.1.1 with mings	100

# Hi3796M V100 Intelligent Network Terminal Media Processor Hardware User Guide

Contents

8.1.2 Read Timings	161
8.1.3 Timing Parameters	162
8.2 NANDC Interface Timings	
8.2.1 Command Cycle Timing	
8.2.2 Address Cycle Timing	
8.2.3 Data Write Timing	164
8.2.4 Data Read Timing	165
8.3 TSI Interface Timings	166
8.4 Ethernet MAC Interface Timings	167
8.4.1 MDIO Interface Timings	167
8.5 SIO Interface Timings	168
8.5.1 I <sup>2</sup> S Mode Interface Timings	168
8.5.2 PCM Mode Interface Timings	169
8.6 I <sup>2</sup> C Interface Timings	170
8.7 SCI Interface Timings	171
8.7.1 Activation and Cold Reset Timing	171
8.7.2 Hot Reset Timing	171
8.7.3 Release Timing	172
8.8 SPI Interface Timings	172
8.9 MMC/SD/SDIO Interface Timings	175

# **Figures**

Figure 1-1 Hi3796M V100 package	2
<b>Figure 1-2</b> Pin map part 1 (A1–P14)	3
Figure 1-3 Pin map part2 (R1-AH14)	3
Figure 1-4 Pin map part3 (R15-AH28)	4
Figure 1-5 Pin map part4 (A15–P28)	4
Figure 3-1 Recommended connection mode of the crystal oscillator	123
Figure 3-2 JTAG connection mode and standard connector pins	124
Figure 3-3 T-shape topology of connection between Hi3796M V100 and DDR3 SDRAMs	126
Figure 3-4 Fly-by topology of connection between Hi3796M V100 and DDR3 SDRAMs	127
Figure 3-5 One-drive-four fly-by topology for the differential signals DDR_CLK_N and DDR_CLK_P	128
Figure 3-6 Reference design of the voltage-divider power supply network	131
Figure 3-7 Block diagram of the Hi3796M V100 board standby circuit	132
Figure 4-1 PBGA-573 fanout	138
Figure 6-1 Lead-free reflow soldering curve	152
Figure 6-2 Measuring the package temperature	153
Figure 7-1 Vacuum packaging materials	157
Figure 8-1 Write timing of DDR3_DQS relative to DDR3_DQ	160
Figure 8-2 Write timing of DDR3_DQS relative to DDR3_CLK (CMDADDR PHY)	160
Figure 8-3 Write timing of CMD/ADDR relative to DDR3_CLK	161
Figure 8-4 Output timing of the DDRn SDRAM	162
Figure 8-5 NANDC command cycle timing.	163
Figure 8-6 NANDC address cycle timing	164
Figure 8-7 NANDC data write timing	165
Figure 8-8 NANDC data read timing	166
Figure 8-9 TSI interface timings	166
Figure 8-10 MDIO read timing	167

# Hi3796M V100 Intelligent Network Terminal Media Processor

Hardware User Guide	Figures
Figure 8-11 MDIO write timing	167
Figure 8-12 MDIO interface timing	168
Figure 8-13 RX timing of the I <sup>2</sup> S interface	168
Figure 8-14 TX timing of the I <sup>2</sup> S interface.	169
Figure 8-15 RX timing of the PCM interface	169
Figure 8-16 TX timing of the PCM interface	169
Figure 8-17 Transfer timing of the I <sup>2</sup> C interface	170
Figure 8-18 Activation and cold reset timing of the SCI interface	171
Figure 8-19 SCI hot reset timing	172
Figure 8-20 SCI release timing.	172
Figure 8-21 SPICK timing	173
<b>Figure 8-22</b> SPI interface timing in master mode (sph = 0)	173
<b>Figure 8-23</b> SPI interface timing in master mode (sph = 1)	173
Figure 8-24 Output timing	175
Figure 8-25 Input timing	175

# **Tables**

Table 1-1 Pin arrangement	
Table 1-2 I/O types	14
Table 1-3 ADAC pins	15
Table 1-4 HDMI pins	16
Table 1-5 USB pins	
Table 1-6 DDR power pins	19
Table 1-7 DDR signal pins	19
Table 1-8 FE pins.	23
Table 1-9 PLL pins	24
Table 1-10 VDAC pins	24
Table 1-11 EBI pins	25
Table 1-12 SYS pins	26
Table 1-13 I <sup>2</sup> C pins	27
<b>Table 1-14</b> I <sup>2</sup> S pins.	28
Table 1-15 IR pin	29
Table 1-16 JTAG pins	29
Table 1-17 LED pins	31
Table 1-18 NANDC pins	31
Table 1-19 SDIO pins	33
Table 1-20 SIM pins	34
Table 1-21 SLIC pins	34
Table 1-22 SPDIF pin	36
Table 1-23 STANDBY_PWROFF pin	36
Table 1-24 TSI pins	36
Table 1-25 UART pins	38
<b>Table 1-26</b> DVDD33 pins	38

Table 1-27 DVDD11_LDO1 pin	38
Table 1-28 DVDD33_STANDBY pins.	39
<b>Table 1-29</b> DVDD3318_LDO2 pins	39
Table 1-30 VDD_CPU pins	39
Table 1-31 VDD pins	39
Table 1-32 VSS pins	40
Table 1-33 Summary of pin multiplexing control registers (base address: 0xF8A2_1000)	40
Table 1-34 Software multiplexed signals of the MEM	105
Table 1-35 Description of the software multiplexed signals of the MEM	105
Table 1-36 Software multiplexed signals of the JTAG interface	107
Table 1-37 Description of software multiplexed signals of the JTAG interface	107
Table 1-38 Software multiplexed signals of the TSI	108
Table 1-39 Description of software multiplexed signals of the TSI	109
Table 1-40 Software multiplexed signals of the I <sup>2</sup> C	109
Table 1-41 Description of the software multiplexed signals of the I <sup>2</sup> C	110
Table 1-42 Software multiplexed signals of the audio interface	110
Table 1-43 Description of software multiplexed signals of the audio interface	111
Table 1-44 Software multiplexed signals of the HDMI TX interface	112
Table 1-45 Description of software multiplexed signals of the HDMI TX interface	
Table 1-46 Software multiplexed signals of the Ethernet port.	112
Table 1-47 Description of the software multiplexing signals of the Ethernet port	113
Table 1-48 Software multiplexed signals of the SDIO interface	113
Table 1-49 Description of software multiplexed signals of the SDIO interface	114
Table 1-50 Software multiplexed signals of SYS	115
Table 1-51 Description of software multiplexed signals of SYS	115
Table 1-52 Software multiplexed signals of the SPI	115
Table 1-53 Description of software multiplexed signals of the SPI.	116
Table 2-1 Power consumption parameters	117
Table 2-2 Rated operating conditions	
Table 2-3 Recommended operating conditions	
<b>Table 2-4</b> DC electrical specifications (DVDD33 = 3.3 V, some interfaces also support the 5 V input)	
<b>Table 2-5</b> DC electrical specifications (NF_DVDD3318 = 1.8 V)	
Table 2-6 DC electrical specifications in DDR3 mode (VDDIO) DDR = 1.5 V)	121

<b>Table 2-7</b> AC electrical specifications in DDR3 mode (VDDIO_DDR = 1.5 V)	121
Table 3-1 Signals of the JTAG debug interface	
Table 3-2 FUNC_SEL pin configuration	
Table 3-3 Description of hardware configuration signals	125
Table 3-4 Recommended topology design for the DQ, DQS_P/DQS_N, and DM signals	
Table 3-5 Recommended pull-up/-down connection design for the NAND flash interface	
Table 3-6 Recommended pull-up/-down connection design for the eMMC flash interface	129
Table 3-7 Recommended pull-up/-down connection design for the SD card interface	130
Table 3-8 Recommended mode for connecting SDIO signals	133
Table 3-9 Recommended TSI connection	136
Table 4-1 Recommended mode for connecting signals of a single NAND flash	141
Table 4-2 Recommended mode for connecting eMMC signals	141
Table 4-3 Recommended mode for connecting SDIO signals	142
Table 4-4 Recommended mode for connecting HDMI signals	144
Table 4-5 Recommended mode for connecting TSI signals	144
Table 4-6 Recommended mode for connecting SCI signals	145
Table 5-1 Package thermal resistance design.	146
Table 5-2 Recommended operating environment parameters	147
Table 5-3 Recommended thermally conductive materials	149
Table 5-4 Relationship between the fixing mode and heat sink mass	149
Table 6-1 Lead-free reflow soldering parameters	152
Table 6-2 Thermal resistance standard for the lead-free package in the IPC/JEDEC 020D standard	153
Table 6-3 Mixing reflow soldering parameters.	154
Table 6-4 Thermal resistance standard for the lead package	154
Table 7-1 Floor life	157
Table 7-2 Rebaking reference	158
Table 8-1 Clock parameters of the DDR3-1066 SDRAM	162
Table 8-2 Parameters of the DDR3-1066 SDRAM	162
Table 8-3 Parameters of the NANDC command cycle timing.	163
Table 8-4 Parameters of the NANDC address cycle timing	164
Table 8-5 Parameters of the NANDC data write timing	165
Table 8-6 Parameters of the NANDC data read timing	166
Table 8.7 Parameters of the TSI interface timings	167

Tables

Table 8-8 Timing parameters of the MDIO interface	168
<b>Table 8-9</b> Timing parameters of the I <sup>2</sup> S interface	169
Table 8-10 Timing parameters of the PCM interface	170
Table 8-11 Timing parameters of the I <sup>2</sup> C interface	170
Table 8-12 Timing parameters of the SPI interface	173
Table 8-13 Timing parameters of the MMC interface	175


# Package and Pins


# 1.1 Package and Pinout

## 1.1.1 Package

Hi3796M V100 uses the plastic ball grid array (PBGA) package with 573 pins. Its body size is 23 mm x 23 mm (0.91 in. x 0.91 in.), and its ball pitch is 0.8 mm (0.03 in.). Figure 1-1 shows the package views.

Figure 1-1 Hi3796M V100 package





Symbol	Dimer	nsion ir	Dimension in inch					
0,111001	MIN	NOM	MAX	MIN	NOM	MAX		
A	1.94	2.03	2.12	0.076	0.080	0.083		
A1	0.25	0.30	0.35	0.010	0.012	0.014		
A2	1.12	1.17	1.22	0.044	0.046	0.048		
С	0.51	0.56	0.61	0.020	0.022	0.024		
b	0.35	0.40	0.45	0.014	0.016	0.018		
D	22.80	23.00	23.20	0.898	0.906	0.913		
D1		21.60			0.850			
D2	19.30	19.50	19.70	0.760	0.768	0.776		
D3		14.70			0.579			
E	22.80	23.00	23.20	0.898	0.913			
E1		21.60			0.850			
E2	19.30	19.50	19.70	0.760	0.768	0.776		
E3		14.70			0.579			
е		0.80			0.031			
aaa		0.20			0.008			
ccc		0.25			0.010			
ddd		0.15		0.006				
eee		0.25		0.010				
fff		0.10		0.004				
θ		30° TYF	)	30° TYP				

## 1.1.2 Pin Map

Figure 1-2 to Figure 1-5 show the pin maps of Hi3796M V100.



**Figure 1-2** Pin map part 1 (A1–P14)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Α	VSS	VSS	VSS			FE_RXN		USBO_DM		I2SO_DO UTO			SPI_SCL K	SPI_CSN 1
В	FE_LED_ ACT	VSS	VSS	AVSS_FE		FE_RXP		USB0_DP		I2S0_WS			SPI_CSN 0	VSS
С	SDI00_C WPR	FE_LED_ BASE	VSS	AVSS_FE	FE_TXN	AVSS_FE	AVSS_FE	AVSS_US B	USB1_DM	AVSS_US B	I2SO_MC LK	SLIC_RS T	SPI_SD0	VSS
D		•	SDIOO_C DATA1	AVSS_FE	FE_TXP	AVSS_FE	AVSS_FE	AVSS_US B	USB1_DP	AVSS_US B	I2SO_DI NO	I2SO_BC LK	SPI_SDI	VSS
E	SDIOO_C CLK OUT	VSS	SDIOO_C DATAO	VSS	AVSS_FE	AVDD33_ FE	AVDD33_ FE	AVSS_US B	AVSS_US B	AVDD33_ USB01	VSS	VSS	DVDD33	DVDD33
F	VSS	SDIOO_C CMD	VSS	VSS	VSS						•	•		
G			SDIOO_C DATA3	VSS	DVDD33			AVSS_FE	FE_REXT		USBRBIA S	AVSS_US B	VSS	VSS
н	VSS	VSS	SDIOO_C DATA2	VSS	VSS					•	AVCC11_ USB	AVSS_US B	VSS	VSS
J	SDIOO_C ARD POW	SDIOO_C ARD DET	VSS	VSS	VSS									
К		,	VSS		DVDD331 8 LD02						AVSS_FE	AVDD11_ FE	VSS	VDD
L	VSS	VSS	VSS	VSS	VSS						VSS	VSS	VSS	VDD
М			VSS	VSS	VSS	VSS					VSS	VSS	VSS	VDD
N	DDR3_DQ	DDR3_DQ 6	VSS	DDR3_DQ 0	DDR3_DQ 4	VSS	VDDIO_D DR		VDDIO_D DR		VSS	VSS	VSS	VDD
Р		VSS	DDR3_DQ 11	DDR3_DQ 13	DDR3_DQ 15	VSS	VDDIO_D DR		VDDIO_D DR		VSS	VSS	VSS	VDD

Figure 1-3 Pin map part2 (R1-AH14)

R	VSS	DDR3_DQ 9	VSS	DDR3_DM 0	VSS	_	VDDIO_D DR		VSS		VDD	VSS	VSS	VDD
Т	DDR3_DQ SO N	DDR3_DQ S0 P	VSS	VSS	DDR3_DM 1	VSS	VDDIO_D DR		AVDD_DD RPLL1		VDD	VSS	VSS	VDD
U		DDR3_DQ S1 P	DDR3_DQ S1 N		DDR3_DQ 10	VSS	VDDIO_D DR		VSS		VDD	VDD	VDD	VDD
V	DDR3_DQ 1	VSS	VSS	DDR3_DQ 12	VSS	VSS	VDDIO_D DR		VSS		VDD	VDD	VDD	VDD
w	VSS	DDR3_DQ 7	DDR3_DQ 3	DDR3_DQ 14	VSS	VSS	VDDIO_D DR		VDDIO_D DR					
Υ		VSS	DDR3_DQ 5	VSS	DDR3_DQ 20	VSS	VDDIO_D DR		VDDIO_D DR	VSS	VDDIO_C K DDR	VDDIO_C K DDR	VSS	AVDD_DD RPLL2
AA	VSS	DDR3_DQ 18	DDR3_DQ 22		DDR3_DQ 16	VSS	VDDIO_D DR							
AB	DDR3_DQ 25	VSS	DDR3_DQ 27	DDR3_DQ 31	VSS	_	_	VDDIO_D DR	VDDIO_D DR	VDDIO_D DR	VDDIO_D DR	VDDIO_D DR	VDDIO_D DR	VDDIO_D DR
AC		DDR3_DQ S2 N	DDR3_DQ S2 P	VSS	VDDIO_D DR	_	_	VDDIO_D DR	VSS	VSS	VSS	VDDIO_D DR	VSS	VSS
AD	DDR3_DQ S3_P	DDR3_DQ S3_N	VSS	VDDIO_D DR	VDDIO_D DR	_	VDDIO_D DR	VSS	VSS	DDR3_CK E	DDR3_AD DR4	VSS	DDR3_AD DR15	VSS
AE	VSS	DDR3_DM 3	VSS	VDDIO_D DR	VDDIO_D DR	VDDIO_D DR	VSS	VSS	DDR3_AD DR10	VSS	DDR3_AD DR1	DDR3_AD DR11	DDR3_BA 2	DDR3_WE N
AF	DDR3_DM 2	VSS	VSS	VSS	DDR3_DQ 24		DDR3_DQ 23	DDR3_CL K1_P	VSS	DDR3_BA 1	DDR3_AD DR6	DDR3_AD DR14	DDR3_AD DR9	VSS
AG	VSS	VSS	DDR3_DQ 30	DDR3_DQ 26	VSS	DDR3_DQ 19	VSS	DDR3_CL K1 N	DDR3_CL KO N	DDR3_AD DR12	VSS	DDR3_AD DR8	VSS	DDR3_RE SET N
АН	VSS	VSS	DDR3_DQ 28	VSS		VSS	DDR3_DQ 21		DDR3_CL K0_P	VSS		VSS	DDR3_CS _N_0	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14



Figure 1-4 Pin map part3 (R15-AH28)

VDD	VSS	VSS	VSS	VDD_CPU		VDD_CPU	VSS		VSS	USB2_ REXT	VSS			R
VDD	VSS	VSS	VSS	VSS			AVSS_US B2		AVSS_US B2	AVSS_US B2	AVSS_US B2	USB2_DM	USB2_DP	Т
VDD	VSS	VSS	AVDD11_ PLL	AVDD11_ PLL		VSS	AVSS_US B2		AVDD33_ USB2	AVSS_US B2	NF_RDY0			U
VDD	VDD	VSS	AVSS_PL L	AVSS_PL L		AVSS_PL L		_	VSS	VSS	NF_CLE	NF_WEN	NF_CSN0	V
					•	AVDD33_ PLL	AVSS_PL L		VSS	NF_REN	NF_ALE			w
VSS			DVDD11_ USB3	AVDD11_ VP_USB3		VSS	AVDD33_ PLL		NF_DVDD 3318	VSS	EBI_DQ1	VSS	EBI_DQ0	Υ
	-	_	VSS	AVDD11_ VPTX0_U	VSS	DVDD11_ LD01_OU			NF_DVDD 3318	EBI_DQ3	EBI_DQ2			AA
VDDIO_D DR	VSS						-		NF_DVDD 3318	VSS	EBI_DQ5	VSS	EBI_DQ4	AB
VSS	VSS	DDR3_ZQ							VSS	EBI_DQ7	EBI_DQ6			AC
DDR3_AD DR2	VSS	VSS	USB3_RE XT	VSS	AVDD33_ USB3	AVDD33_ USB3	VSS	DVDD33_ STANDBY	DVDD33_ STANDBY	VSS	VSS	XIN	XOUT	AD
_	DDR3_AD DR13	DDR3_AD DR5	VSS	VSS	USB3_TX N	VSS	VSS	VSS	VSS	VSS	VSS			AE
VSS	VSS	DDR3_AD DR7	VSS	VSS	USB3_TX P	VSS	VSS	LED_KEY 0	SIMO_RS T	VSS	FUNC_SE L	UARTO_T XD	UARTO_R XD	AF
DDR3_AD DR3	DDR3_OD T 0	DDR3_RA S N		USB3_DP		USB3_RX N		LED_DAT A	IR_IN	SIMO_DA TA	SIMO_PW REN	STANDBY PWROFF	VSS	AG
DDR3_AD DR0	DDR3_BA 0		-	USB3_DM		USB3_RX P		LED_CLK		SIMO_DE T	SIMO_CL K	VSS	VSS	АН
15	16	17	18	19	20	21	22	23	24	25	26	27	28	

**Figure 1-5** Pin map part4 (A15–P28)

15	16	17	18	19	20	21	22	23	24	25	26	27	28	
	HDMI_TX 1P		HDMI_TX		HDMITX_ CEC		MUTE_CT RL			VDAC		USB_B00 T	VSS	Α
	HDMI_TX 1N		HDMI_TX		HDMITX_ SCL		SPDIF_0 UT		VDAC_IR EF	AVSS_VD AC	VSS	VSS		В
HDMI_TX 2P	AVSS_HD MITX	HDMI_TX OP	AVSS_HD MITX	VSS	VSS	HDMITX_ SDA	AVSS_AD AC	ADAC_VO UTR	AVSS_VD AC	AVSS_VD AC	VSS	I2CO_SD A	DEM_RST	С
HDMI_TX 2N	AVSS_HD MITX	HDMI_TX ON	AVSS_HD MITX	VSS	VSS	HDMITX_ HOTPLUG	_	ADAC_VO UTL	_	AVSS_VD AC	I2CO_SC L		•	D
AVSS_HD MITX	AVDD33_ HDMITX	AVDD33_ HDMITX	AVSS_HD MITX	DVDD33	VSS	VSS	AVDD33_ ADAC	AVSS_AD AC	AVSS_VD AC	VSS	VSS	I2C2_SC L	I2C2_SD A	Ε
								AVDD33_ VDAC	AVDD33_ VDAC	VSS	JTAG_SE L			F
	AVCC11_ HDMITX	AVSS_HD MITX	ADAC_VR EFDAC	AVSS_VD AC		VSS			VSS	VSS	VSS	TSIO_VA LID	TSIO_CL K	G
	AVCC11_ HDMITX	AVSS_HD MITX	AVSS_AD AC			VSS	VSS		DVDD33	VSS	TSIO_DO			Н
					_	VSS	VSS		VSS	VSS	VSS	TSIO_D1		J
VDD	VDD	VDD	VSS	VSS		VSS	VSS		DVDD33	VSS	VSS	VSS	GPI01_0	K
VDD	VSS	VSS	VSS	VSS		VDD_CPU	VSS		DVDD33	VSS	VSS	JTAG_TD O	JTAG_TD I	L
VDD	VSS	VSS	VSS	VDD_CPU		VDD_CPU	VDD_CPU		VSS	VSS	JTAG_TC K			М
VDD	VSS	VSS	VDD_CPU	VDD_CPU			VDD_CPU		VSS	VSS	VSS	JTAG_TR STN	JTAG_TM S	N
VDD	VSS	VSS	VDD_CPU	VDD_CPU			VDD_CPU		VSS	VSS	VSS			Р

## 1.1.3 Pin Arrangement

Table 1-1 lists the pins of Hi3796M V100 by position.

 Table 1-1 Pin arrangement

Position	Pin Name	Position	Pin Name
A1	VSS	E24	AVSS_VDAC
A2	VSS	E25	VSS
A3	VSS	E26	VSS
A6	FE_RXN	E27	I2C2_SCL
A8	USB0_DM	E28	I2C2_SDA
A10	I2S0_DOUT0	F1	VSS
A13	SPI_SCLK	F2	SDIO0_CCMD
A14	SPI_CSN1	F3	VSS
A16	HDMI_TX1P	F4	VSS
A18	HDMI_TXCP	F5	VSS
A20	HDMITX_CEC	F23	AVDD33_VDAC
A22	MUTE_CTRL	F24	AVDD33_VDAC
A25	VDAC	F25	VSS
A27	USB_BOOT	F26	JTAG_SEL
A28	VSS	G3	SDIO0_CDATA3
AA1	VSS	G4	VSS
AA2	DDR3_DQ18	G5	DVDD33
AA3	DDR3_DQ22	G8	AVSS_FE
AA4	DDR3_DQ29	G9	FE_REXT
AA5	DDR3_DQ16	G11	USBRBIAS
AA6	VSS	G12	AVSS_USB
AA7	VDDIO_DDR	G13	VSS
AA18	VSS	G14	VSS
AA19	AVDD11_VPTX0_USB3	G16	AVCC11_HDMITX
AA20	VSS	G17	AVSS_HDMITX
AA21	DVDD11_LDO1_OUT	G18	ADAC_VREFDAC
AA24	NF_DVDD3318	G19	AVSS_VDAC



Position	Pin Name	Position	Pin Name	
AA25	EBI_DQ3	G21	VSS	
AA26	EBI_DQ2	G24	VSS	
AB1	DDR3_DQ25	G25	VSS	
AB2	VSS	G26	VSS	
AB3	DDR3_DQ27	G27	TSI0_VALID	
AB4	DDR3_DQ31	G28	TSI0_CLK	
AB5	VSS	H1	VSS	
AB6	VDDIO_DDR	H2	VSS	
AB7	VDDIO_DDR	НЗ	SDIO0_CDATA2	
AB8	VDDIO_DDR	H4	VSS	
AB9	VDDIO_DDR	H5	VSS	
AB10	VDDIO_DDR	H11	AVCC11_USB01	
AB11	VDDIO_DDR	H12	AVSS_USB	
AB12	VDDIO_DDR	H13	VSS	
AB13	VDDIO_DDR	H14	VSS	
AB14	VDDIO_DDR	H16	AVCC11_HDMITX	
AB15	VDDIO_DDR	H17	AVSS_HDMITX	
AB16	VSS	H18	AVSS_ADAC	
AB24	NF_DVDD3318	H21	VSS	
AB25	VSS	H22	VSS	
AB26	EBI_DQ5	H24	DVDD33	
AB27	VSS	H25	VSS	
AB28	EBI_DQ4	H26	TSI0_D0	
AC2	DDR3_DQS2_N	J1	SDIO0_CARD_POWER_EN	
AC3	DDR3_DQS2_P	J2	SDIO0_CARD_DETECT	
AC4	VSS	Ј3	VSS	
AC5	VDDIO_DDR	J4	VSS	
AC6	VDDIO_DDR	J5	VSS	
AC7	VDDIO_DDR	J21	VSS	
AC8	VDDIO_DDR	J22	VSS	
AC9	VSS	J24	VSS	



Position	Pin Name	Position	Pin Name	
AC10	VSS	J25	VSS	
AC11	VSS	J26	VSS	
AC12	VDDIO_DDR	J27	TSI0_D1	
AC13	VSS	К3	VSS	
AC14	VSS	K4	DVDD3318_LDO2_OUT	
AC15	VSS	K5	DVDD3318_LDO2_OUT	
AC16	VSS	K11	AVSS_FE	
AC17	DDR3_ZQ	K12	AVDD11_FE	
AC24	VSS	K13	VSS	
AC25	EBI_DQ7	K14	VDD	
AC26	EBI_DQ6	K15	VDD	
AD1	DDR3_DQS3_P	K16	VDD	
AD2	DDR3_DQS3_N	K17	VDD	
AD3	VSS	K18	VSS	
AD4	VDDIO_DDR	K19	VSS	
AD5	VDDIO_DDR	K21	VSS	
AD6	VDDIO_DDR	K22	VSS	
AD7	VDDIO_DDR	K24	DVDD33	
AD8	VSS	K25	VSS	
AD9	VSS	K26	VSS	
AD10	DDR3_CKE	K27	VSS	
AD11	DDR3_ADDR4	K28	GPIO1_0	
AD12	VSS	L1	VSS	
AD13	DDR3_ADDR15	L2	VSS	
AD14	VSS	L3	VSS	
AD15	DDR3_ADDR2	L4	VSS	
AD16	VSS	L5	VSS	
AD17	VSS	L11	VSS	
AD18	USB3_REXT	L12	VSS	
AD19	VSS	L13	VSS	
AD20	AVDD33_USB3	L14	VDD	



Position	Pin Name	Position	Pin Name	
AD21	AVDD33_USB3	L15	VDD	
AD22	VSS	L16	VSS	
AD23	DVDD33_STANDBY	L17	VSS	
AD24	DVDD33_STANDBY	L18	VSS	
AD25	VSS	L19	VSS	
AD26	VSS	L21	VDD_CPU	
AD27	XIN	L22	VSS	
AD28	XOUT	L24	DVDD33	
AE1	VSS	L25	VSS	
AE2	DDR3_DM3	L26	VSS	
AE3	VSS	L27	JTAG_TDO	
AE4	VDDIO_DDR	L28	JTAG_TDI	
AE5	VDDIO_DDR	M3	VSS	
AE6	VDDIO_DDR	M4	VSS	
AE7	VSS	M5	VSS	
AE8	VSS	M6	VSS	
AE9	DDR3_ADDR10	M11	VSS	
AE10	VSS	M12	VSS	
AE11	DDR3_ADDR1	M13	VSS	
AE12	DDR3_ADDR11	M14	VDD	
AE13	DDR3_BA2	M15	VDD	
AE14	DDR3_WE_N	M16	VSS	
AE15	DDR3_CAS_N	M17	VSS	
AE16	DDR3_ADDR13	M18	VSS	
AE17	DDR3_ADDR5	M19	VDD_CPU	
AE18	VSS	M21	VDD_CPU	
AE19	VSS	M22	VDD_CPU	
AE20	USB3_TXN	M24	VSS	
AE21	VSS	M25	VSS	
AE22	VSS	M26	JTAG_TCK	
AE23	VSS	N1	DDR3_DQ2	



Position	Pin Name	Position	Pin Name
AE24	VSS	N2	DDR3_DQ6
AE25	VSS	N3	VSS
AE26	VSS	N4	DDR3_DQ0
AF1	DDR3_DM2	N5	DDR3_DQ4
AF2	VSS	N6	VSS
AF3	VSS	N7	VDDIO_DDR
AF4	VSS	N9	VDDIO_DDR
AF5	DDR3_DQ24	N11	VSS
AF6	DDR3_DQ17	N12	VSS
AF7	DDR3_DQ23	N13	VSS
AF8	DDR3_CLK1_P	N14	VDD
AF9	VSS	N15	VDD
AF10	DDR3_BA1	N16	VSS
AF11	DDR3_ADDR6	N17	VSS
AF12	DDR3_ADDR14	N18	VDD_CPU
AF13	DDR3_ADDR9	N19	VDD_CPU
AF14	VSS	N22	VDD_CPU
AF15	VSS	N24	VSS
AF16	VSS	N25	VSS
AF17	DDR3_ADDR7	N26	VSS
AF18	VSS	N27	JTAG_TRSTN
AF19	VSS	N28	JTAG_TMS
AF20	USB3_TXP	P2	VSS
AF21	VSS	Р3	DDR3_DQ11
AF22	VSS	P4	DDR3_DQ13
AF23	LED_KEY0	P5	DDR3_DQ15
AF24	SIM0_RST	P6	VSS
AF25	VSS	P7	VDDIO_DDR
AF26	FUNC_SEL	P9	VDDIO_DDR
AF27	UART0_TXD	P11	VSS
AF28	UART0_RXD	P12	VSS



Position	Pin Name	Position	Pin Name	
AG1	VSS	P13	VSS	
AG2	VSS	P14	VDD	
AG3	DDR3_DQ30	P15	VDD	
AG4	DDR3_DQ26	P16	VSS	
AG5	VSS	P17	VSS	
AG6	DDR3_DQ19	P18	VDD_CPU	
AG7	VSS	P19	VDD_CPU	
AG8	DDR3_CLK1_N	P22	VDD_CPU	
AG9	DDR3_CLK0_N	P24	VSS	
AG10	DDR3_ADDR12	P25	VSS	
AG11	VSS	P26	VSS	
AG12	DDR3_ADDR8	R1	VSS	
AG13	VSS	R2	DDR3_DQ9	
AG14	DDR3_RESET_N	R3	VSS	
AG15	DDR3_ADDR3	R4	DDR3_DM0	
AG16	DDR3_ODT_0	R5	VSS	
AG17	DDR3_RAS_N	R6	VDDIO_DDR	
AG19	USB3_DP	R7	VDDIO_DDR	
AG21	USB3_RXN	R9	VSS	
AG23	LED_DATA	R11	VDD	
AG24	IR_IN	R12	VSS	
AG25	SIM0_DATA	R13	VSS	
AG26	SIM0_PWREN	R14	VDD	
AG27	STANDBY_PWROFF	R15	VDD	
AG28	VSS	R16	VSS	
AH1	VSS	R17	VSS	
AH2	VSS	R18	VSS	
АН3	DDR3_DQ28	R19	VDD_CPU	
AH4	VSS	R21	VDD_CPU	
АН6	VSS	R22	VSS	
AH7	DDR3_DQ21	R24	VSS	



Position	Pin Name	Position	Pin Name
AH9	DDR3_CLK0_P	R25	USB2_REXT
AH10	VSS	R26	VSS
AH12	VSS	T1	DDR3_DQS0_N
AH13	DDR3_CS_N_0	T2	DDR3_DQS0_P
AH15	DDR3_ADDR0	T3	VSS
AH16	DDR3_BA0	T4	VSS
AH19	USB3_DM	T5	DDR3_DM1
AH21	USB3_RXP	Т6	VSS
AH23	LED_CLK	T7	VDDIO_DDR
AH25	SIM0_DET	Т9	AVDD_DDRPLL1
AH26	SIM0_CLK	T11	VDD
AH27	VSS	T12	VSS
AH28	VSS	T13	VSS
B1	FE_LED_ACT	T14	VDD
B2	VSS	T15	VDD
В3	VSS	T16	VSS
B4	AVSS_FE	T17	VSS
В6	FE_RXP	T18	VSS
B8	USB0_DP	T19	VSS
B10	I2S0_WS	T22	AVSS_USB2
B13	SPI_CSN0	T24	AVSS_USB2
B14	VSS	T25	AVSS_USB2
B16	HDMI_TX1N	T26	AVSS_USB2
B18	HDMI_TXCN	T27	USB2_DM
B20	HDMITX_SCL	T28	USB2_DP
B22	SPDIF_OUT	U2	DDR3_DQS1_P
B24	VDAC_IREF	U3	DDR3_DQS1_N
B25	AVSS_VDAC	U4	DDR3_DQ8
B26	VSS	U5	DDR3_DQ10
B27	VSS	U6	VSS
C1	SDIO0_CWPR	U7	VDDIO_DDR



Position	Pin Name	Position	Pin Name
C2	FE_LED_BASE	U9	VSS
C3	VSS	U11	VDD
C4	AVSS_FE	U12	VDD
C5	FE_TXN	U13	VDD
C6	AVSS_FE	U14	VDD
C7	AVSS_FE	U15	VDD
C8	AVSS_USB	U16	VSS
С9	USB1_DM	U17	VSS
C10	AVSS_USB	U18	AVDD11_PLL
C11	I2S0_MCLK	U19	AVDD11_PLL
C12	SLIC_RST	U21	VSS
C13	SPI_SDO	U22	AVSS_USB2
C14	VSS	U24	AVDD33_USB2
C15	HDMI_TX2P	U25	AVSS_USB2
C16	AVSS_HDMITX	U26	NF_RDY0
C17	HDMI_TX0P	V1	DDR3_DQ1
C18	AVSS_HDMITX	V2	VSS
C19	VSS	V3	VSS
C20	VSS	V4	DDR3_DQ12
C21	HDMITX_SDA	V5	VSS
C22	AVSS_ADAC	V6	VSS
C23	ADAC_VOUTR	V7	VDDIO_DDR
C24	AVSS_VDAC	V9	VSS
C25	AVSS_VDAC	V11	VDD
C26	VSS	V12	VDD
C27	I2C0_SDA	V13	VDD
C28	DEM_RST	V14	VDD
D3	SDIO0_CDATA1	V15	VDD
D4	AVSS_FE	V16	VDD
D5	FE_TXP	V17	VSS
D6	AVSS_FE	V18	AVSS_PLL



Position	Pin Name Position		Pin Name	
D7	AVSS_FE	V19	AVSS_PLL	
D8	AVSS_USB	V21	AVSS_PLL	
D9	USB1_DP	V24	VSS	
D10	AVSS_USB	V25	VSS	
D11	I2S0_DIN0	V26	NF_CLE	
D12	I2S0_BCLK	V27	NF_WEN	
D13	SPI_SDI	V28	NF_CSN0	
D14	VSS	W1	VSS	
D15	HDMI_TX2N	W2	DDR3_DQ7	
D16	AVSS_HDMITX	W3	DDR3_DQ3	
D17	HDMI_TX0N	W4	DDR3_DQ14	
D18	AVSS_HDMITX	W5	VSS	
D19	VSS	W6	VSS	
D20	VSS	W7	VDDIO_DDR	
D21	HDMITX_HOTPLUG	W9	VDDIO_DDR	
D22	AVSS_ADAC	W21	AVDD33_PLL	
D23	ADAC_VOUTL	W22	AVSS_PLL	
D24	AVSS_VDAC	W24	VSS	
D25	AVSS_VDAC	W25	NF_REN	
D26	I2C0_SCL	W26	NF_ALE	
E1	SDIO0_CCLK_OUT	Y2	VSS	
E2	VSS	Y3	DDR3_DQ5	
E3	SDIO0_CDATA0	Y4	VSS	
E4	VSS	Y5	DDR3_DQ20	
E5	AVSS_FE	Y6	VSS	
E6	AVDD33_FE	Y7	VDDIO_DDR	
E7	AVDD33_FE	Y9	VDDIO_DDR	
E8	AVSS_USB	Y10	VSS	
Е9	AVSS_USB	Y11	VDDIO_CK_DDR	
E10	AVDD33_USB01	Y12	VDDIO_CK_DDR	
E11	VSS	Y13	VSS	

Position	Pin Name	Position	Pin Name
E12	VSS	Y14	AVDD_DDRPLL2
E13	DVDD33	Y15	VSS
E14	DVDD33	Y18	DVDD11_USB3
E15	AVSS_HDMITX	Y19	AVDD11_VP_USB3
E16	AVDD33_HDMITX	Y21	VSS
E17	AVDD33_HDMITX	Y22	AVDD33_PLL
E18	AVSS_HDMITX	Y24	NF_DVDD3318
E19	DVDD33	Y25	VSS
E20	VSS	Y26	EBI_DQ1
E21	VSS	Y27	VSS
E22	AVDD33_ADAC	Y28	EBI_DQ0
E23	AVSS_ADAC	-	-

# 1.2 Pin Description

# 1.2.1 Pin Types

Table 1-2 describes the I/O pin types.

Table 1-2 I/O types

I/O	Description
I	Input signal
$I_{PD}$	Input signal, internal pull-down
$I_{\mathrm{PU}}$	Input signal, internal pull-up
$I_S$	Input signal with a Schmitt trigger
$I_{SPD}$	Input signal with a Schmitt trigger, internal pull-down
ISPU	Input signal with a Schmitt trigger, internal pull-up
О	Output signal
O <sub>OD</sub>	Output open drain (OD)
I/O	Bidirectional (input/output) signal
I <sub>PD</sub> /O	Bidirectional signal, input pull-down

I/O	Description
I <sub>PU</sub> /O	Bidirectional signal, input pull-up
I <sub>SPU</sub> /O	Bidirectional signal with a Schmitt trigger, input pull-up
$I_{PD}/O_{OD}$	Bidirectional signal, input pull-down and output OD
I <sub>PU</sub> /O <sub>OD</sub>	Bidirectional signal, input pull-up and output OD
I <sub>S</sub> /O	Bidirectional signal, input with a Schmitt trigger
$I_S/O_{OD}$	Bidirectional signal, input with a Schmitt trigger and output OD
CIN	Crystal oscillator input
COUT	Crystal oscillator output
P	Power supply
G	Ground (GND)

## 1.2.2 ADAC Pins

Table 1-3 describes audio digital-to-analog converter (ADAC) pins.

Table 1-3 ADAC pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
D23	ADAC_VOUT L	О	-	3.3	Audio-left channel output
C23	ADAC_VOUT	О	-	3.3	Audio-right channel output
G18	ADAC_VREF DAC	I/O	-	3.3	Reference source. This pin connects to a 10 µF external capacitor and a 100 nF ceramic capacitor with low equivalent series resistance (ESR) in parallel. The 100 nF capacitor should be placed as close as possible to this pin.
E22	AVDD33_AD AC	P	-	-	3.3 V ADAC analog power
C22, D22, E23, H18	AVSS_ADAC	G	-	-	ADAC analog GND

## 1.2.3 HDMI Pins

Table 1-4 describes high-definition multimedia interface (HDMI) pins.



Table 1-4 HDMI pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
G16, H16	AVCC11_HDMITX	P	-	1.1	1.1 V HDMI transmit (TX) analog power
E16, E17	AVDD33_HDMITX	P	-	3.3	3.3 V HDMI TX analog power
C16, C18, D16, D18, E15, E18, G17, H17	AVSS_HDMITX	G	-	-	HDMI TX analog GND
D17	HDMI_TX0N	О	-	3.3	Serial differential signal of channel 0
C17	HDMI_TX0P				Chainer 0
B16	HDMI_TX1N	0	-	3.3	Serial differential signal of channel 1
A16	HDMI_TX1P				Chamier 1
D15	HDMI_TX2N	О	-	3.3	Serial differential signal of channel 2
C15	HDMI_TX2P				Chamier 2
B18	HDMI_TXCN	О	-	3.3	Differential pixel clock
A18	HDMI_TXCP				
A20	HDMITX_CEC  HDMITX_HOTPL UG	I <sub>S</sub> /O <sub>OD</sub>	4	3.3/5	Function 0: reserved Function 1: HDMITX_CEC Channel control signal of the HDMI TX interface Function 2: GPIO4_7 General-purpose input/output (GPIO) Function 3: reserved Function 0: reserved Function 1:
P20		I /O		2 2/5	HDMITX_HOTPLUG Hot plug signal of the HDMI TX interface Function 2: GPIO4_6 GPIO Function 3: reserved
B20	HDMITX_SCL	I <sub>S</sub> /O <sub>OD</sub>	4	3.3/5	Function 0: reserved Function 1: HDMITX_SCL



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
					I <sup>2</sup> C bus clock signal of the HDMI TX interface
					Function 2: GPIO4_5
					GPIO
					Functions 3 and 4: reserved
C21	HDMITX_SDA	I <sub>S</sub> /O <sub>OD</sub>	4	3.3/5	Function 0: reserved
					Function 1: HDMITX_SDA
					I <sup>2</sup> C bus data signal of the HDMI TX interface
					Function 2: GPIO4_4
					GPIO
					Functions 3 and 4: reserved

## **1.2.4 USB Pins**

Table 1-5 describes USB pins.

Table 1-5 USB pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
H11	AVCC11_USB 01	P	-	1.1	1.1 V USB analog power
Y19	AVDD11_VP_ USB3	P	-	1.1	1.1 V USB 3.0 analog power
AA19	AVDD11_VPT X0_USB3	P	-	1.1	1.1 V USB 3.0 analog power
E10	AVDD33_USB 01	P	-	3.3	3.3 V USB 2.0 analog power
U24	AVDD33_USB 2	P	-	3.3	3.3 V USB 2.0 analog power
AD20, AD21	AVDD33_USB	P	-	3.3	3.3 V USB 3.0 analog power
C8, C10, D8, D 10, E8, E9, G12, H12	AVSS_USB	G	-	-	USB 2.0 analog GND
T22, T24, T25, T26, U22, U25	AVSS_USB2	G	-	-	USB 2.0 analog GND



Position	Pin	Туре	Drive Current (mA)	Voltage (V)	Description
Y18	DVDD11_USB	P	-	1.1	1.1 V USB digital power
A27	USB_BOOT	I <sub>SPU</sub> /O	4	3.3	Function 0: USB_BOOT USB bootstrap enable during booting 0: enabled 1: disabled Function 1: GPIO2_5 GPIO
A8	USB0_DM	I/O	-	0.4/3.3	USB 2.0 differential bus. In high- speed mode, the working voltage
B8	USB0_DP				of this port is 0 V to 400 mV; in full-speed or low-speed mode, the voltage of this port is 0 V to 3.3 V.
С9	USB1_DM	I/O	-	0.4/3.3	USB 2.0 differential bus. In high- speed mode, the working voltage
D9	USB1_DP				of this port is 0 to 400 mV; in full-speed or low-speed mode, the voltage of this port is 0 to 3.3 V.
T27	USB2_DM	I/O	-	0.4/3.3	USB 2.0 differential bus. In high- speed mode, the working voltage
T28	USB2_DP				of this port is 0 to 400 mV; in full-speed or low-speed mode, the voltage of this port is 0 to 3.3 V.
R25	USB2_REXT	I/O	-	3.3	USB 2.0, connects to an external $135\pm1\%~\Omega$ resistor
AH19	USB3_DM	I/O	-	3.3	USB 3.0 differential bus in USB 2.0 mode
AG19	USB3_DP				
AD18	USB3_REXT	I/O	-	3.3	USB 3.0, connects to an external 135 Ω±10% resistor
AG21	USB3_RXN	I/O	-	0.4/3.3	USB 3.0 differential bus in USB 2.0 mode. In high-speed mode,
AH21	USB3_RXP				the working voltage of this port is 0 to 400 mV; in full-speed or low-speed mode, the voltage of this port is 0 to 3.3 V.
AE20	USB3_TXN	I/O	-	1.1.	USB 3.0 TX data differential bus
AF20	USB3_TXP				



Position	Pin	Туре	Drive Current (mA)	Voltage (V)	Description
G11	USBRBIAS	I/O	-	3.3	USB 2.0, connecting to an external 135 Ω±10% resistor

## **1.2.5 DDR Pins**

#### **DDR Power Pins**

Table 1-6 describes DDR power pins.

**Table 1-6** DDR power pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
N7, N9, P7, P9, R6, R7, T7, U7, V7, W7, W9, Y7, Y9, AA7, AB6, AB7, AB8, AB9, AB10, AB11, AB12, AB13, AB14, AB15, AC5, AC6, AC7, AC8, AC12, AD4, AD5, AD6, AD7, AE4, AE5, AE6	VDDIO_DDR	P	-	1.5	DDR3 interface power
Y11, Y12	VDDIO_CK_DDR	P	-	1.5	DDR3 clock interface power

## **DDR Signal Pins**

Table 1-7 describes DDR signal pins.

**Table 1-7** DDR signal pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
Т9	AVDD_DDRPLL1	P	1	3.3	DDR3 phase-locked loop (PLL) 3.3 V analog power
Y14	AVDD_DDRPLL2	P	-	3.3	DDR3 PLL 3.3 V analog power
AH15	DDR3_ADDR0	О	-	1.5	DDR3 SDRAM address signal 0
AE11	DDR3_ADDR1	О	-	1.5	DDR3 SDRAM address signal 1
AD15	DDR3_ADDR2	О	-	1.5	DDR3 SDRAM address signal 2
AG15	DDR3_ADDR3	О	-	1.5	DDR3 SDRAM address signal 3



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
AD11	DDR3_ADDR4	О	-	1.5	DDR3 SDRAM address signal 4
AE17	DDR3_ADDR5	О	-	1.5	DDR3 SDRAM address signal 5
AF11	DDR3_ADDR6	О	-	1.5	DDR3 SDRAM address signal 6
AF17	DDR3_ADDR7	О	-	1.5	DDR3 SDRAM address signal 7
AG12	DDR3_ADDR8	О	-	1.5	DDR3 SDRAM address signal 8
AF13	DDR3_ADDR9	О	-	1.5	DDR3 SDRAM address signal 9
AE9	DDR3_ADDR10	О	-	1.5	DDR3 SDRAM address signal 10
AE12	DDR3_ADDR11	О	-	1.5	DDR3 SDRAM address signal 11
AG10	DDR3_ADDR12	О	-	1.5	DDR3 SDRAM address signal 12
AE16	DDR3_ADDR13	О	-	1.5	DDR3 SDRAM address signal 13
AF12	DDR3_ADDR14	О	-	1.5	DDR3 SDRAM address signal 14
AD13	DDR3_ADDR15	О	-	1.5	DDR3 SDRAM address signal 15
AH16	DDR3_BA0	О	-	1.5	DDR3 SDRAM BANK address signal 0
AF10	DDR3_BA1	О	-	1.5	DDR3 SDRAM BANK address signal 1
AE13	DDR3_BA2	О	-	1.5	DDR3 SDRAM BANK address signal 2
AE15	DDR3_CAS_N	О	-	1.5	DDR3 SDRAM column address select signal
AH9	DDR3_CLK0_P	О	-	1.5	DDR3 SDRAM differential clock
AF8	DDR3_CLK1_P	О	-	1.5	DDR3 SDRAM differential clock
AG9	DDR3_CLK0_N	О	-	1.5	DDR3 SDRAM differential clock
AG8	DDR3_CLK1_N	О	-	1.5	DDR3 SDRAM differential clock
AD10	DDR3_CKE	О	-	1.5	DDR3 SDRAM clock enable signal
AH13	DDR3_CS_N_0	О	-	1.5	DDR3 SDRAM CS0
R4	DDR3_DM0	I/O	-	1.5	DDR3 SDRAM data mask enable 0, active high



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
Т5	DDR3_DM1	I/O	-	1.5	DDR3 SDRAM data mask enable 1, active high
AF1	DDR3_DM2	I/O	-	1.5	DDR3 SDRAM data mask enable 2, active high
AE2	DDR3_DM3	I/O	-	1.5	DDR3 SDRAM data mask enable 3, active high
N4	DDR3_DQ0	I/O	-	1.5	DDR3 SDRAM data line 0
V1	DDR3_DQ1	I/O	-	1.5	DDR3 SDRAM data line 1
N1	DDR3_DQ2	I/O	-	1.5	DDR3 SDRAM data line 2
W3	DDR3_DQ3	I/O	-	1.5	DDR3 SDRAM data line 3
N5	DDR3_DQ4	I/O	-	1.5	DDR3 SDRAM data line 4
Y3	DDR3_DQ5	I/O	-	1.5	DDR3 SDRAM data line 5
N2	DDR3_DQ6	I/O	-	1.5	DDR3 SDRAM data line 6
W2	DDR3_DQ7	I/O	-	1.5	DDR3 SDRAM data line 7
U4	DDR3_DQ8	I/O	-	1.5	DDR3 SDRAM data line 8
R2	DDR3_DQ9	I/O	-	1.5	DDR3 SDRAM data line 9
U5	DDR3_DQ10	I/O	-	1.5	DDR3 SDRAM data line 10
Р3	DDR3_DQ11	I/O	-	1.5	DDR3 SDRAM data line 11
V4	DDR3_DQ12	I/O	-	1.5	DDR3 SDRAM data line 12
P4	DDR3_DQ13	I/O	-	1.5	DDR3 SDRAM data line 13
W4	DDR3_DQ14	I/O	-	1.5	DDR3 SDRAM data line 14
P5	DDR3_DQ15	I/O	-	1.5	DDR3 SDRAM data line 15
AA5	DDR3_DQ16	I/O	-	1.5	DDR3 SDRAM data line 16
AF6	DDR3_DQ17	I/O	-	1.5	DDR3 SDRAM data line 17
AA2	DDR3_DQ18	I/O	-	1.5	DDR3 SDRAM data line 18
AG6	DDR3_DQ19	I/O	-	1.5	DDR3 SDRAM data line 19
Y5	DDR3_DQ20	I/O	-	1.5	DDR3 SDRAM data line 20



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
AH7	DDR3_DQ21	I/O	-	1.5	DDR3 SDRAM data line 21
AA3	DDR3_DQ22	I/O	-	1.5	DDR3 SDRAM data line 22
AF7	DDR3_DQ23	I/O	-	1.5	DDR3 SDRAM data line 23
AF5	DDR3_DQ24	I/O	-	1.5	DDR3 SDRAM data line 24
AB1	DDR3_DQ25	I/O	-	1.5	DDR3 SDRAM data line 25
AG4	DDR3_DQ26	I/O	-	1.5	DDR3 SDRAM data line 26
AB3	DDR3_DQ27	I/O	-	1.5	DDR3 SDRAM data line 27
АН3	DDR3_DQ28	I/O	-	1.5	DDR3 SDRAM data line 28
AA4	DDR3_DQ29	I/O	-	1.5	DDR3 SDRAM data line 29
AG3	DDR3_DQ30	I/O	-	1.5	DDR3 SDRAM data line 30
AB4	DDR3_DQ31	I/O	-	1.5	DDR3 SDRAM data line 31
T2	DDR3_DQS0_P	I/O	-	1.5	DDR3 DQS strobe signal 0, for controlling DQ[7:0]
U2	DDR3_DQS1_P	I/O	-	1.5	DDR3 DQS strobe signal 1, for controlling DQ[15:8]
AC3	DDR3_DQS2_P	I/O	-	1.5	DDR3 DQS strobe signal 2, for controlling DQ[23:16]
AD1	DDR3_DQS3_P	I/O	-	1.5	DDR3 DQS strobe signal 3, for controlling DQ[31:24]
T1	DDR3_DQS0_N	I/O	-	1.5	DDR3 DQS strobe signal 0, for controlling DQ[7:0]
U3	DDR3_DQS1_N	I/O	-	1.5	DDR3 DQS strobe signal 1, for controlling DQ[15:8]
AC2	DDR3_DQS2_N	I/O	-	1.5	DDR3 DQS strobe signal 2, for controlling DQ[23:16]
AD2	DDR3_DQS3_N	I/O	-	1.5	DDR3 DQS strobe signal 3, for controlling DQ[31:24]
AG16	DDR3_ODT_0	О	-	1.5	On-die termination (ODT) match control signal of the DDR3 SDRAM
AG17	DDR3_RAS_N	О	-	1.5	Row address select signal of the DDR SDRAM



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
AG14	DDR3_RESET_N	О	-	1.5	Reset signal of the DDR3 SDRAM, active low
AE14	DDR3_WE_N	О	-	1.5	Write enable signal of the DDR SDRAM, active low
AC17	DDR3_ZQ	О	-	1.5	ZQ calibration signal of the DDR SDRAM

# **1.2.6 FE Pins**

Table 1-8 describes FE pins.

**Table 1-8** FE pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
K12	AVDD11_FE	P	-	1.1	FE PHY 1.1 V analog power
E6, E7	AVDD33_FE	P	-	3.3	FE PHY 3.3 V analog power
B4, C4, C6, C7, D4, D6, D7, E5, G8, K11	AVSS_FE	G	-	-	FE PHY analog GND
B1	FE_LED_ACT	I/O <sub>OD</sub>	4	3.3	Function 0: reserved
					Function 1: FE_LED_ACT
					Ethernet port link status indicator
					The LED controlled by this signal blinks quickly when the interval between transmitted data packets is short, and it blinks slowly when the interval is long.
					Configurable OD or CMOS output, OD output by default
					Function 2: GPIO2_1
					GPIO
C2	FE_LED_BASE	I/O <sub>OD</sub>	4	3.3	Function 0: GPIO2_2 GPIO
					Function 1: FE_LED_BASE
					Ethernet port link status indicator
					0: linked



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
					1: not linked
					Configurable OD or CMOS output, OD output by default
G9	FE_REXT	I/O	-	3.3	Internal reference voltage. This pin needs to connect to an external $10 \text{ k}\Omega \pm 1\%$ pull-down resistor.
A6	FE_RXN	I	-	3.3	Differential RX signals, adaptive polarity
В6	FE_RXP				manpor o positivo
C5	FE_TXN	O	-	3.3	Differential TX signals, adaptive polarity
D5	FE_TXP				polarity

# **1.2.7 PLL Pins**

Table 1-9 describes PLL pins.

Table 1-9 PLL pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
U18, U19	AVDD11_PLL	P	-	1.1	PLL 1.1 V analog power
W21, Y22	AVDD33_PLL	P	-	3.3	PLL 3.3 V analog power
V18, V19, V21, W22	AVSS_PLL	G	-	-	PLL analog GND

# 1.2.8 VDAC Pins

Table 1-10 describes video digital-to-analog converter (VDAC) pins.

Table 1-10 VDAC pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
F23, F24	AVDD33_ VDAC	P	-	3.3	3.3 V VDAC analog power
B25, C24, C25, D24, D25, E24, G19	AVSS_VD AC	G	-	-	VDAC analog GND



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
A25	VDAC	О	-	3.3	VDAC analog output
B24	VDAC_IRE F	I/O	-	3.3	Reference power

# **1.2.9 EBI Pins**

Table 1-11 describes external bus interface (EBI) pins.

Table 1-11 EBI pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
Y28	EBI_DQ0	I/O	8	1.8/3.3	Function 0: EBI_DQ0  NAND flash data bus  Function 1: SDIO1_CDATA0  Card data, high level by default
Y26	EBI_DQ1	I/O	8	1.8/3.3	Function 0: EBI_DQ1 NAND flash data bus Function 1: SDIO1_CDATA1 Card data, high level by default
AA26	EBI_DQ2	I/O	8	1.8/3.3	Function 0: EBI_DQ2  NAND flash data bus  Function 1: SDIO1_CDATA2  Card data, high level by default
AA25	EBI_DQ3	I/O	8	1.8/3.3	Function 0: EBI_DQ3  NAND flash data bus  Function 1: SDIO1_CDATA3  Card data, high level by default
AB28	EBI_DQ4	I/O	8	1.8/3.3	Function 0: EBI_DQ4  NAND flash data bus  Function 1: SDIO1_CDATA4  Card data, high level by default
AB26	EBI_DQ5	I/O	8	1.8/3.3	Function 0: EBI_DQ5  NAND flash data bus  Function 1: SDIO1_CDATA5  Card data, high level by default
AC26	EBI_DQ6	I/O	8	1.8/3.3	Function 0: EBI_DQ6



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
					NAND flash data bus
					Function 1: SDIO1_CDATA6
					Card data, high level by default
AC25	EBI_DQ7	I <sub>SPU</sub> /	8	1.8/3.3	Function 0: EBI_DQ7
		О			NAND flash data bus
					Function 1: SDIO1_CDATA7
					Card data, high level by default
					Function 2: BOOT_SEL0
					Type of the memory from which the system boots, valid only during power-on
					{BOOT_SEL1,BOOT_SEL0}
					00: reserved
					01: NAND flash
					10: SD
					11: eMMC

# **1.2.10 SYS Pins**

Table 1-12 describes system (SYS) pins.

Table 1-12 SYS pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
AF26	FUNC_SEL	$I_{SPD}$	-	3.3/5	Mode select 0: functional mode 1: test mode
A22	MUTE_CT RL	I/O	4	3.3	Function 0: GPIO4_3 GPIO Function 1: MUTE_CTRL Mute control signal
C28	DEM_RST	I/O	4	3.3	Function 0: GPIO1_5 GPIO Function 1: DEM_RST Demod reset signal
AD27	XIN	C <sub>IN</sub>	-	3.3	Crystal input
AD28	XOUT	C <sub>OUT</sub>	-	3.3	Crystal output



# 1.2.11 I<sup>2</sup>C Pins

Table 1-13 describes inter-integrated circuit (I<sup>2</sup>C) pins.

**Table 1-13** I<sup>2</sup>C pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
D26	I2C0_SCL	I <sub>S</sub> /O <sub>OD</sub>	4	3.3/5	Function 0: GPIO1_6 GPIO Function 1: I2C0_SCL I <sup>2</sup> C0 bus clock, OD output
C27	I2C0_SDA	I <sub>S</sub> /O <sub>OD</sub>	4	3.3/5	Function 0: GPIO1_7 GPIO Function 1: I2C0_SDA I <sup>2</sup> C0 bus data, OD output
E27	I2C2_SCL	I <sub>S</sub> /O <sub>OD</sub>	4	3.3/5	Function 0: PMC_PWM0 Pulse-width modulation (PWM) output signal 0. For details, see descriptions of PWM in chapter 11 of the Hi3796M V100 Intelligent Network Terminal Media Processor Data Sheet. Functions 1, 2, and 3: reserved Function 4: I2C2_SCL I²C2 bus clock, OD output Function 5: reserved Function 6: GPIO2_6 GPIO
E28	I2C2_SDA	I <sub>S</sub> /O <sub>OD</sub>	4	3.3/5	Function 0: PMC_PWM1  PWM output signal 1. For details, see descriptions of PWM in chapter 11 of the <i>Hi3796M V100 Intelligent Network Terminal Media Processor Data Sheet</i> .  Function 1: GPIO2_7  GPIO  Functions 2 and 3: reserved  Function 4: I2C2_SDA  I <sup>2</sup> C2 bus data/address, OD output

# 1.2.12 I<sup>2</sup>S Pins

Table 1-14 describes inter-IC sound (I<sup>2</sup>S) pins.

**Table 1-14** I<sup>2</sup>S pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
D12	I2S0_BCL K	I/O	4	3.3	Function 0: GPIO6_3 GPIO Function 1: I2S0_BCLK Bit stream clock of the I <sup>2</sup> S or pulse code modulation (PCM) interface
D11	I2S0_DIN0	I/O	4	3.3	Function 0: GPIO6_7 GPIO Function 1: I2S0_DIN0 Data input of the I <sup>2</sup> S or PCM interface
A10	I2S0_DOU T0	I/O	4	3.3	Function 0: GPIO6_5 GPIO Function 1: I2S0_DOUT0 Data output of the I <sup>2</sup> S or PCM interface
C11	I2S0_MCL K	I/O	4	3.3	Function 0: GPIO6_6 GPIO Function 1: I2S0_MCLK Main clock of the I <sup>2</sup> S or PCM interface. It can act as the working clock of the audio CODEC (low-end DAC).
B10	I2S0_WS	I/O	4	3.3	Function 0: GPIO6_4 GPIO Function 1: I2S0_WS Audio channel select signal at the I <sup>2</sup> S RX end (connected to the ADC interface)

# 1.2.13 IR Pin

Table 1-15 describes the infrared (IR) pin.



# Table 1-15 IR pin

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
AG24	IR_IN	$I_{\mathrm{SPU}}$	-	3.3/5	Function 0: IR_IN IR input Function 1: GPIO5_1 GPIO

# **1.2.14 JTAG Pins**

Table 1-16 describes Joint Test Action Group (JTAG) pins.

Table 1-16 JTAG pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
F26	JTAG_SEL	$I_{SPD}$	4	3.3	Multiplexing control indication of JTAG pins  0: The JTAG pins are
					multiplexed by configuring the pin multiplexing registers.
					1: The JTAG pins are always used as JTAG interfaces.
M26	JTAG_TC	I <sub>SPD</sub> /O	4	3.3	Function 0: JTAG_TCK
	K				JTAG clock input
					Function 1: reserved
					Function 2: TSI0_VALID
					Validity indicator for TSI0 data input, active high
					Function 5: GPIO0_6
					GPIO
					Function 6: reserved
L28	JTAG_TDI	I <sub>SPU</sub> /O	4	3.3	Function 0: JTAG_TDI
					JTAG data input
					Function 1: reserved
					Function 2: TSI0_SYNC
					TSI0 input data sync indicator
					Function 5: GPIO0_7
					GPIO
L27	JTAG_TD	I/O	4	3.3	Function 0: JTAG_TDO
	О				JTAG data output



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
					Function 1: reserved Function 2: TSI1_D7
					TSI1 1-bit serial data input Function 5: GPIO2_0 GPIO
N28	JTAG_TM S	I <sub>SPU</sub> /O	4	3.3	Function 0: JTAG_TMS  JTAG mode select input or data output through software trace, controlled by using the CPU  Function 1: TSI0_D7  TSI0 1-bit serial input, or 2-bit serial input  Function 5: GPIO0_4  GPIO  Function 6: reserved
N27	JTAG_TR STN	I <sub>SPD</sub> /O	4	3.3	Function 0: JTAG_TRSTN JTAG reset input Function 1: reserved Function 2: TSI0_CLK Clock input of TSI0, maximum 190 MHz in serial mode Function 5: GPIO0_5 GPIO Function 6: reserved

# **1.2.15 LED Pins**

Table 1-17 describes light emitting diode (LED) pins.

Table 1-17 LED pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
AH23	LED_CLK	I/O	4	3.3/5	Function 0: GPIO5_6 GPIO Function 1: LED_CLK LED serial output sync clock
AG23	LED_DAT A	I/O	4	3.3/5	Function 0: GPIO5_5 GPIO



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
					Function 1: LED_DATA
					LED serial output data
AF23	LED_KEY0	I/O	4	3.3/5	Function 0: LED_KEY0
					Matrix keyboard input 0
					Function 1: GPIO5_2
					GPIO
					Function 2: reserved

# **1.2.16 NANDC Pins**

Table 1-18 describes NAND flash controller (NANDC) pins.

Table 1-18 NANDC pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
Y24, AA24, AB24	NF_DVDD 3318	P	-	1.8/3.3	1.8 V/3.3 V NAND flash power
W26	NF_ALE	I/O	4	1.8/3.3	Function 0: NF_ALE Address latch signal of the NAND flash Function 1: SDIO1_CARD_POWER_EN Power supply enable control signal, active high Function 2: GPIO0_1
V26	NF_CLE	I/O	4	1.8/3.3	GPIO  Function 0: NF_CLE  Command latch signal of the NAND flash  Function 1: SDIO1_CWPR  Card write protection detection signal, active high  Function 2: GPIO0_2  GPIO
V28	NF_CSN0	I <sub>PU</sub> /O	8	1.8/3.3	Function 0: NF_CSN0 NAND flash CS signal, active low Function 1: SDIO1_CCMD Card command, high level by



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
					default
U26	NF_RDY0	I <sub>SPU</sub> /O	4	1.8/3.3	Function 0: NF_RDY0 Status indicator signal of the NAND flash 1: ready 0: busy Function 1: SDIO1_RST eMMC reset signal
W25	NF_REN	О	8	1.8/3.3	Function 0: NF_REN Read enable signal of the NAND flash, active low Function 1: SDIO1_CCLK_OUT Output working clock for the card
V27	NF_WEN	I/O	4	1.8/3.3	Function 0: NF_WEN Write enable signal of the NAND flash, active low Function 1: SDIO1_CARD_DETECT Card detection signal, active low Function 2: GPIO0_0 GPIO

# **1.2.17 SDIO Pins**

Table 1-19 describes secure digital input/output (SDIO) pins.

Table 1-19 SDIO pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
J2	SDIO0_C ARD_DE TECT	I/O	4	3.3	Function 0: GPIO3_6 GPIO Function 1: SDIO0_CARD_DETECT Card detection signal, active low
J1	SDIO0_C ARD_PO WER_EN	I/O	4	3.3	Function 0: GPIO3_7 GPIO Function 1:



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
					SDIO0_CARD_POWER_EN Power supply enable control signal, active high, low level by default
E1	SDIO0_C CLK_OU T	I/O	4	3.3	Function 0: GPIO3_2 GPIO Function 1: SDIO0_CCLK_OUT Output working clock for the card
F2	SDIO0_C CMD	I/O	4	3.3	Function 0: GPIO3_3 GPIO Function 1: SDIO0_CCMD Card command, high level by default
E3	SDIO0_C DATA0	I/O	4	3.3	Function 0: GPIO3_1 GPIO Function 1: SDIO0_CDATA0 Card data, high level by default
D3	SDIO0_C DATA1	I/O	4	3.3	Function 0: GPIO3_0 GPIO Function 1: SDIO0_CDATA1 Card data, high level by default
Н3	SDIO0_C DATA2	I <sub>S</sub> /O <sub>OD</sub>	4	3.3/5	Function 0: GPIO3_5 GPIO Function 1: SDIO0_CDATA2 Card data, high level by default
G3	SDIO0_C DATA3	I <sub>S</sub> /O <sub>OD</sub>	4	3.3/5	Function 0: GPIO3_4 GPIO Function 1: SDIO0_CDATA3 Card data, high level by default
C1	SDIO0_C WPR	I/O	4	3.3	Function 0: GPIO2_3 GPIO Function 1: SDIO0_CWPR Card write protection detection signal, active high



#### **1.2.18 SIM Pins**

Table 1-20 describes SIM pins.

Table 1-20 SIM pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
AH26	SIM0_CLK	I/O <sub>OD</sub>	4	3.3/5	Bidirectional clock signal of the smart card, OD or CMOS
AG25	SIM0_DATA	I <sub>SPD</sub> /O <sub>OD</sub>	4	3.3/5	Smart card bidirectional data signal, OD output
AH25	SIM0_DET	I <sub>SPD</sub> /O	4	3.3/5	Smart card detection signal, active low or active high (default)
AG26	SIM0_PWREN	I/O <sub>OD</sub>	4	3.3/5	Smart card enable signal, active low or active high (default), OD or CMOS
AF24	SIM0_RST	I/O	4	3.3/5	Smart card reset signal, active low, OD or CMOS

# **1.2.19 SLIC Pins**

Table 1-21 describes subscriber line interface card (SLIC) pins.

Table 1-21 SLIC pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
C12	SLIC_RS T	I/O	4	3.3	Function 0: GPIO6_2 GPIO Function 1: SLIC_RST SLIC chip reset signal
B13	SPI_CSN 0	I/O	4	3.3	Function 0: GPIO6_0 GPIO Function 1: SPI_CSN0 SPI CS0 output Function 2: UART2_RTSN Modem state output: request to send (RTS), active low. The reset value is 0. Function 3: I2C1_SDA I²C1 bus data, OD output
A14	SPI_CSN	I/O	4	3.3	Function 0: GPIO6_1



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
	1				GPIO Function 1: SPI_CSN1 SPI CS1 output
A13	SPI_SCL K	I/O	4	3.3/5	Function 0: GPIO0_3 GPIO Function 1: SPI_SCLK SPI clock signal Function 2: UART2_CTSN Modem state input: clear to send (CTS), active low
D13	SPI_SDI	I/O <sub>OD</sub>	4	3.3/5	Function 0: GPIO4_1 GPIO Function 1: SPI_SDI SPI data input Function 2: UART2_TXD UART2 data TX Function 3: I2C1_SCL I <sup>2</sup> C1 bus clock, OD output
C13	SPI_SDO	I/O	4	3.3/5	Function 0: GPIO4_0 GPIO Function 1: SPI_SDO SPI data output Function 2: UART2_RXD UART2 data RX

# **1.2.20 SPDIF Pin**

Table 1-22 describes the Sony/Philips digital interface format (SPDIF) pin.

Table 1-22 SPDIF pin

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
B22	SPDIF_O UT	I <sub>SPD</sub> /O	4	3.3	Function 0: reserved Function 1: SPDIF_OUT SPDIF data output Function 2: GPIO4_2 GPIO Function 3: BOOT_SEL1



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
					Type of the memory from which the system boots, valid only during power-on
					{BOOT_SEL1, BOOT_SEL0}
					00: reserved
					01: NAND flash
					10: SD
					11: eMMC

# 1.2.21 STANDBY\_PWROFF Pin

Table 1-23 describes the STANDBY\_PWROFF pin.

Table 1-23 STANDBY\_PWROFF pin

Position	Pin	Туре	Drive Current (mA)	Voltage (V)	Description
AG27	STANDBY_P WROFF	I/O	-	3.3/5	Function 0: STANDBY_PWROFF Chip power-off control in standby mode Function 1: GPIO5_0 GPIO

#### **1.2.22 TSI Pins**

Table 1-24 describes TSI pins.

Table 1-24 TSI pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
G28	TSI0_CLK	I/O	4	3.3	Function 0: GPIO1_3 GPIO Function 1: TSI0_CLK Clock input of TSI0, maximum 190 MHz in serial mode
H26	TSI0_D0	I/O	4	3.3	Function 0: GPIO1_2 GPIO Function 1: TSI0_D0 TSI0 1-bit serial input, or 2-bit



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
					serial input Function 2: TSI1_SYNC TSI1 input data sync indicator
J27	TSI0_D1	I/O	4	3.3	Function 0: GPIO1_1 GPIO Function 1: TSI0_D1 TSI0 2-bit serial data input Function 2: TSI1_VALID Validity indicator for TSI1 data input, active high
K28	GPIO1_0	I/O	4	3.3	Function 0: GPIO1_0 GPIO Function 1: reserved Function 2: TSI1_CLK TSI1 clock input, maximum 190 MHz in serial mode
G27	TSI0_VALID	I/O	4	3.3	Function 0: GPIO1_4 GPIO Function 1: TSI0_VALID Validity indicator for TSI0 data input, active high

# **1.2.23 UART Pins**

Table 1-25 describes Universal asynchronous receiver/transmitter (UART) pins.

Table 1-25 UART pins

Position	Pin	Туре	Drive Current (mA)	Voltage (V)	Description
AF28	UART0_RXD	I/O <sub>OD</sub>	4	3.3/5	Function 0: UART0_RXD UART0 data RX Function 1: UART1_RXD UART1 data RX
AF27	UART0_TXD	I/O <sub>OD</sub>	4	3.3/5	Function 0: UART0_TXD UART0 data TX Function 1: UART1_TXD UART1 data TX

#### 1.2.24 PG Pins

#### **DVDD33 Pins**

Table 1-26 describes DVDD33 pins.

Table 1-26 DVDD33 pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
E13, E14, E19, G5, H24, K24, L24	DVDD33	P	-	3.3	3.3 V I/O interface power

#### DVDD11\_LDO1\_OUT Pin

Table 1-27 describes the DVDD11\_LDO1 pin.

Table 1-27 DVDD11\_LDO1 pin

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
AA21	DVDD11_LDO1_OUT	P	-	1.1	1.1 V core power output from the internal LDO, connecting to an external filter capacitor

#### **DVDD33\_STANDBY Pins**

Table 1-28 describes DVDD33\_STANDBY pins.

Table 1-28 DVDD33\_STANDBY pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
AD23, AD24	DVDD33_STANDBY	P	-	3.3	3.3 V standby power

#### DVDD3318\_LDO2\_OUT Pins

Table 1-29 describes DVDD3318\_LDO2 pins.



#### Table 1-29 DVDD3318\_LDO2 pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
K4, K5	DVDD3318_LDO2_OUT	P	-	3.3/1.8	3.3 V or 1.8 V power output from the internal SDIO_LDO, connecting to external filter capacitors

#### VDD\_CPU Pins

Table 1-30 describes VDD\_CPU pins.

Table 1-30 VDD\_CPU pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
L21, M19, M21, M22, N18, N19, N22, P18, P19, P22, R19, R21	VDD_CPU	P	-	1.1	CPU core power

#### **VDD Pins**

Table 1-31 describes VDD pins.

Table 1-31 VDD pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
K14, K15, K16, K17, L14, L15, M14, M15, N14, N15, P14, P15, R11, R14, R15, T11, T14, T15, U11, U12, U13, U14, U15, V11, V12, V13, V14, V15, V16	VDD	P	-	1.1	1.1 V core voltage

# **VSS Pins**

Table 1-32 describes VSS pins.

Table 1-32 VSS pins

Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
A1, A2, A3, A28, B2, B3, B14, B26, B27, C3, C14, C19, C20, C26, D14, D19, D20, E2, E4, E11, E12, E20, E21, E25, E26, F1, F3, F4, F5, F25, G4, G13, G14, G21, G24, G25, G26, H1,	VSS	G	-	-	Digital GND



Position	Pin	Type	Drive Current (mA)	Voltage (V)	Description
H2, H4, H5, H13, H14, H21, H22, H25, J3, J4,					
J5, J21, J22, J24, J25, J26, K3, K13, K18, K19,					
K21, K22, K25, K26, K27, L1, L2, L3, L4, L5,					
L11, L12, L13, L16, L17, L18, L19, L22, L25,					
L26, M3, M4, M5, M6, M11, M12, M13, M16,					
M17, M18, M24, M25, N3, N6, N11, N12,					
N13, N16, N17, N24, N25, N26, P2, P6, P11,					
P12, P13, P16, P17, P24, P25, P26, R1, R3, R5,					
R9, R12, R13, R16, R17, R18, R22, R24, R26,					
T3, T4, T6, T12, T13, T16, T17, T18, T19, U6,					
U9, U16, U17, U21, V2, V3, V5, V6, V9, V17,					
V24, V25, W1, W5, W6, W24, Y2, Y4, Y6,					
Y10, Y13, Y15, Y21, Y25, Y27, AA1, AA6,					
AA18, AA20, AB2, AB5, AB16, AB25, AB27,					
AC4, AC9, AC10, AC11, AC13, AC14, AC15,					
AC16, AC24, AD3, AD8, AD9, AD12, AD14,					
AD16, AD17, AD19, AD22, AD25, AD26,					
AE1, AE3, AE7, AE8, AE10, AE18, AE19,					
AE21, AE22, AE23, AE24, AE25, AE26, AF2,					
AF3, AF4, AF9, AF14, AF15, AF16, AF18,					
AF19, AF21, AF22, AF25, AG1, AG2, AG5,					
AG7, AG11, AG13, AG28, AH1, AH2, AH4,					
AH6, AH10, AH12, AH27, AH28					

# 1.3 Register Summary

Table 1-33 describes the pin multiplexing control registers.

Table 1-33 Summary of pin multiplexing control registers (base address: 0xF8A2\_1000)

Offset Address	Register	Description	Page
0x000	ioshare_0	Multiplexing control register for the EBI_DQ7 pin	43
0x004	ioshare_1	Multiplexing control register for the EBI_DQ6 pin	44
0x008	ioshare_2	Multiplexing control register for the EBI_DQ5 pin	45
0x00C	ioshare_3	Multiplexing control register for the EBI_DQ4 pin	46
0x010	ioshare_4	Multiplexing control register for the EBI_DQ3 pin	47
0x014	ioshare_5	Multiplexing control register for the EBI_DQ2 pin	49
0x018	ioshare_6	Multiplexing control register for the EBI_DQ1 pin	50
0x01C	ioshare_7	Multiplexing control register for the EBI_DQ0 pin	51
0x020	ioshare_8	Multiplexing control register for the NF_WEN pin	52
0x024	ioshare_9	Multiplexing control register for the NF_ALE pin	53



Offset Address	Register	Description	Page
0x028	ioshare_10	Multiplexing control register for the NF_CLE pin	54
0x02C	ioshare_11	Multiplexing control register for the NF_CSN0 pin	55
0x030	ioshare_12	Multiplexing control register for the NF_REN pin	56
0x034	ioshare_13	Multiplexing control register for the NF_RDY0 pin	58
0x054	ioshare_21	Multiplexing control register for the JTAG_TMS pin	59
0x058	ioshare_22	Multiplexing control register for the JTAG_TRSTN pin	59
0x05C	ioshare_23	Multiplexing control register for the JTAG_TCK pin	60
0x060	ioshare_24	Multiplexing control register for the JTAG_TDI pin	61
0x064	ioshare_25	Multiplexing control register for the JTAG_TDO pin	62
0x068	ioshare_26	Multiplexing control register for the GPIO1_0 pin	63
0x06C	ioshare_27	Multiplexing control register for the TSI0_D1 pin	64
0x070	ioshare_28	Multiplexing control register for the TSI0_D0 pin	65
0x074	ioshare_29	Multiplexing control register for the TSI0_CLK pin	66
0x078	ioshare_30	Multiplexing control register for the TSI0_VALID pin	67
0x07C	ioshare_31	Multiplexing control register for the I2C2_SCL pin	63
0x080	ioshare_32	Multiplexing control register for the I2C2_SDA pin	69
0x090	ioshare_36	Multiplexing control register for the DEM_RST pin	70
0x094	ioshare_37	Multiplexing control register for the I2C0_SCL pin	71
0x098	ioshare_38	Multiplexing control register for the I2C0_SDA pin	72
0x0AC	ioshare_43	Multiplexing control register for the SPDIF_OUT pin	70
0x0B0	ioshare_44	Multiplexing control register for the MUTE_CTRL pin	74
0x0B4	ioshare_45	Multiplexing control register for the HDMITX_SDA pin	75
0x0B8	ioshare_46	Multiplexing control register for the HDMITX_SCL pin	76
0x0BC	ioshare_47	Multiplexing control register for the HDMITX_HOTPLUG pin	77
0x0C0	ioshare_48	Multiplexing control register for the HDMITX_CEC pin	78
0x0D8	ioshare_54	Multiplexing control register for the FE_LED_ACT pin	79
0x0DC	ioshare_55	Multiplexing control register for the FE_LED_BASE pin	80
0x0E0	ioshare_56	Multiplexing control register for the SDIO0_CWPR pin	81
0x0E4	ioshare_57	Multiplexing control register for the SDIO0_CDATA1 pin	82
0x0E8	ioshare_58	Multiplexing control register for the SDIO0_CDATA0 pin	84



Offset Address	Register	Description	Page
0x0EC	ioshare_59	Multiplexing control register for the SDIO0_CCLK_OUT pin	85
0x0F0	ioshare_60	Multiplexing control register for the SDIO0_CCMD pin	86
0x0F4	ioshare_61	Multiplexing control register for the SDIO0_CDATA3 pin	87
0x0F8	ioshare_62	Multiplexing control register for the SDIO0_CDATA2 pin	88
0x0FC	ioshare_63	Multiplexing control register for the SDIO0_CARD_DETECT pin	89
0x100	ioshare_64	Multiplexing control register for the SDIO0_CARD_POWER_EN pin	90
0x138	ioshare_78	Multiplexing control register for the USB_BOOT pin	91
0x13C	ioshare_79	Multiplexing control register for the SPI_SCLK pin	92
0x140	ioshare_80	Multiplexing control register for the SPI_SDO pin	93
0x144	ioshare_81	Multiplexing control register for the SPI_SDI pin	94
0x148	ioshare_82	Multiplexing control register for the SPI_CSN0 pin	95
0x14C	ioshare_83	Multiplexing control register for the SPI_CSN1 pin	95
0x150	ioshare_84	Multiplexing control register for the SLIC_RST pin	96
0x154	ioshare_85	Multiplexing control register for the I2S0_BCLK pin	97
0x158	ioshare_86	Multiplexing control register for the I2S0_WS pin	98
0x15C	ioshare_87	Multiplexing control register for the I2S0_DOUT0 pin	99
0x160	ioshare_88	Multiplexing control register for the I2S0_MCLK pin	100
0x164	ioshare_89	Multiplexing control register for the I2S0_DIN0 pin	101
0x0044	SC_IO_REUS E_SEL	Multiplexing control register for the MCU subsystem pin	102

Note that the base address for  $SC\_IO\_REUSE\_SEL$  is  $0xF800\_0000$ , which is different from that for other registers.

# 1.4 Register Description

#### ioshare\_0

ioshare\_0 is a multiplexing control register for the EBI\_DQ7 pin.



			О	ffset 0x	Add		S								giste osha									T		Res					
Bit	31	30 2	9 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								re	eserv	ed									ioctrl_0_PU		ioctrl 0 DSx	l I	ioctrl 0 SR			rese	erve	d		•	ioshare_0
Reset	0	0 (	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0	0
	Bit	s	Ac	cess	6	Naı	me	!				De	scr	ipt	tion																
	[31	:13]	-			rese	erve	ed				Res	serv	ed																	
	[12	]	RV	V		ioct	rl_(	0_I	PU			Pul 0: c 1: e	lisa	ble		e															
	[11	:9]	RV	V		ioct	rrl_(	0_1	DSx			000 001 010 011 100 111 Wh 110 Wh • T • T	1: 1: 1: 1: 1: 8: 8: 8: 8: 8: 8: 8: 8: 8: 8: 8: 8: 8:	2 n 1 n m m m m thi rec thi val thii	nA A A A A	n is mer n is 100 101	mu is r	d. ltip eco	lex omn omn	ed a	as t dec	he s l in l in	SDI 3.3 1.8	O1 V V	_C mo mo	DA' de. de.	ГΑ΄	7 fu	ncti	on:	
	[8]		RV	V		ioct	rl_(	0_\$	SR			Sle 0: 6 1: 6 Wh the rec Wh	w r disa enal enal val om	ate ble thi lue me	cor	ntrollisis rec	mu om 1.8	ltip me: 3 V	lex nde mo	d in de.	13.	3 V	mo	ode	e, ai	nd th	ne v	alue	e 0 i	S	
	[7:2	2]				rese	erve	ed				Res	serv	ed																	
	[1:0	0]	RV	V		iosh	nare	e_0					_		cing DQ´		itro	l fo	r th	e E	BI	_D(	Q7 p	oin							

1 Package and Pins

	01: SDIO1_CDATA7
	10: BOOT_SEL0
	Other values: reserved

# ioshare\_1

ioshare\_1 is a multiplexing control register for the EBI\_DQ6 pin.

				Of	ffset 02	Adox004		S							R	egiste iosha									T	otal 1	Rese					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	0 19	18	1	7 16			13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									res	erv	ed									ioctrl_l_PD		ioctrl_1_DSx		ioctrl_1_SR			re	serv	red			ioshare_1
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(	0 0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0
	Bits	5		Ac	ces	s	Na	me					De	scr	ip	otion	L															
	[31:	13	]	-			res	erve	ed				Res	serv	ve	d																
	[12]			RW	V		ioc	trl_	1_P	D			Pul	l-d	ov	vn en	abl	е														
													0: 0	lisa	ıbl	led																
													1: 6	enal	ble	ed																
	[11:	9]		RW	V		ioc	trl_	1_D	Sx			Dri	ve	co	ontro																
																mA																
																mA																
													010																			
													011																			
														): 5																		
													101																			
														): 2																		
														l: 1		is pi	. i.	12211	1+:	Jav	ad i	na +1	N	NIE.	D	76 f	ima	tion	. +l-		ماي	2
																com				лсх	.cu a	as u	16 1	.NI	יע	<b>2</b> 0 1	unc	uoi	ı, u	IC V	aru	
													Wł	nen	th	is pi	ı is	mu	ltip	lex	ed a	as tł	ne S	SDI	O1	_CI	)A	ΓΑ	5 fu	ncti	on:	
													• T	he	va	alue [	10	is r	ecc	mn	nen	ded	in	3.3	V	moc	le.					
													• T	he	va	alue	01	is r	ecc	mn	nen	ded	in	1.8	V	moc	le.					
																is pii ende		mu	ltip	lex	ed a	as o	the	r fu	nct	tion	s, th	ie v	alu	e 11	1 is	S
	[8]			RW	V		ioc	trl_	1_S	R			Sle	w r	at	e cor	tro	en	abl	e												
													0: 0	lisa	ıbl	led																



			1: enabled
			When this pin is multiplexed as the SDIO1_CDATA6 function, the value 1 is recommended in 3.3 V mode, and the value 0 is recommended in 1.8 V mode.
			When this pin is multiplexed as other functions, the value 1 is recommended.
[7:1]	-	reserved	Reserved
[0]	RW	ioshare_1	Multiplexing control for the EBI_DQ6 pin 0: EBI_DQ6 1: SDIO1_CDATA6

ioshare\_2 is a multiplexing control register for the EBI\_DQ5 pin.

				Of		t Ad x008	dres	S							Reg ic	istei sha										tal I 0x0						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									res	serv	ed									ioctrl_2_PD		ioctrl_2_DSx		ioctrl_2_SR			re:	serv	ed			ioshare_2
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	:13	]	-			res	erve	d				Res	erv	ed																	
	[12	]		RW	I		ioc	trl_2	2_F	PD			Pul	l-do	own	en	abl	e														
													0: d	lisa	bled	d																
													1: e	nat	oled																	
	[11	:9]		RW	I		ioc	trl_2	2_[	)Sx			Dri	ve o	con	trol																
															2 m																	
															1 m																	
															mΑ																	
															mA																	
															mA																	
															mA																	
															mA mA																	
																		12211	ltin	lov.	ad e	.a +1	N	JIE	DC	15 f		tion	. +h	0.17	رراه	
															reco					1CX	cu a	is th	IC I	<b>и</b> т	של	ا1 دي	unc	uon	ι, ιΠ	C V	aiu	
													Wh	en	this	pir	ı is	mu	ltip	lex	ed a	ıs th	ne S	SDI	O1_	_CI	)A]	ГА5	fuı	ncti	on:	



			• The value 110 is recommended in 3.3 V mode.
			• The value 101 is recommended in 1.8 V mode.
			When this pin is multiplexed as other functions, the value 111 is recommended.
[8]	RW	ioctrl_2_SR	Slew rate control enable
			0: disabled
			1: enabled
			When this pin is multiplexed as the SDIO1_CDATA5 function, the value 1 is recommended in 3.3 V mode, and the value 0 is recommended in 1.8 V mode.
			When this pin is multiplexed as other functions, the value 1 is recommended.
[7:1]	-	reserved	Reserved
[0]	RW	ioshare_2	Multiplexing control for the EBI_DQ5 pin
			0: EBI_DQ5
			1: SDIO1_CDATA5

ioshare\_3 is a multiplexing control register for the EBI\_DQ4 pin.

				Of	fset	Ado	dres	S							Reg	iste	r Na	me							То	tal l	Rese	et V	alue			
_					0x	00C									ic	sha	re_3	3								0x0	000	0F0	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									res	servo	ed									ioctrl_3_PD		ioctrl_3_DSx		ioctrl_3_SR			re	serv	ed			ioshare_3
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0
	Bit	s		Ac	cess	;	Na	me					De	scr	ipti	on																
	[31	:13		-			res	erve	d				Res	serv	ed																	
	[12	]		RW	7		ioc	trl_3	3_P	D					own blee		abl	e														
													1: 6	enał	oled																	
	[11	:9]		RW	7		ioc	trl_3	3_С	OSx			000 001 010	): 12 l: 1 ): 9 l: 8	com 2 m 1 m mA mA	A A																



			1: SDIO1_CDATA4
[0]	RW	ioshare_3	Multiplexing control for the EBI_DQ4 pin 0: EBI_DQ4
[7:1]	-	reserved	Reserved
			When this pin is multiplexed as other functions, the value 1 is recommended.
			When this pin is multiplexed as the SDIO1_CDATA4 function, the value 1 is recommended in 3.3 V mode, and the value 0 is recommended in 1.8 V mode.
			1: enabled
[ս]	IX VV	100ti1_3_5IX	0: disabled
[8]	RW	ioctrl 3 SR	Slew rate control enable
			When this pin is multiplexed as other functions, the value 111 is recommended.
			• The value 101 is recommended in 1.8 V mode.
			• The value 110 is recommended in 3.3 V mode.
			When this pin is multiplexed as the SDIO1_CDATA4 function:
			When this pin is multiplexed as the NF_DQ4 function, the value 110 is recommended.
			111: 1 mA
			110: 2 mA
			101: 4 mA

ioshare\_4 is a multiplexing control register for the EBI\_DQ3 pin.

				Of	ffset	Ad	dres	S							Reg	iste	r Na	me							То	tal F	Res	et Va	lue			
					02	x010	)								ic	sha	re_4	1								0x0	000	0F0	C			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	et 0 0 0 0 0 0 0 0 0 0 0																			ioctrl_4_PD		ioctrl_4_DSx		ioctrl_4_SR			re	eserv	ed			ioshare_4
Reset													0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0
	Bit	:s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	:13	]	-			rese	erve	ed				Res	serv	ed																	
	[31:13] - reserved [12] RW ioctrl_4_PD												Pul	l-do	own	en	abl	e														
													0: c	lisa	ble	d																
													1: 6	nat	oled																	



[11:9]	RW	ioctrl_4_DSx	Drive control
			000: 12 mA
			001: 11 mA
			010: 9 mA
			011: 8 mA
			100: 5 mA
			101: 4 mA
			110: 2 mA
			111: 1 mA
			When this pin is multiplexed as the NF_DQ3 function, the value 110 is recommended.
			When this pin is multiplexed as the SDIO1_CDATA3 function:
			• The value 110 is recommended in 3.3 V mode.
			• The value 101 is recommended in 1.8 V mode.
			When this pin is multiplexed as other functions, the value 111 is recommended.
[8]	RW	ioctrl 4 SR	Slew rate control enable
			0: disabled
			1: enabled
			When this pin is multiplexed as the SDIO1_CDATA3 function, the value 1 is recommended in 3.3 V mode, and the value 0 is recommended in 1.8 V mode.
			When this pin is multiplexed as other functions, the value 1 is recommended.
[7:1]		reserved	Reserved
[0]	RW	ioshare_4	Multiplexing control for the EBI_DQ3 pin
			0: EBI_DQ3
			1: SDIO1_CDATA3

ioshare\_5 is a multiplexing control register for the EBI\_DQ2 pin.



				О		et A			SS								R	-	iste osha										Т	otal 0x		eset					
it	31	30	29	28	2	7 2	26	25	24	2	3 22	2 2	21	20	19	18	3 1	17	16	15	14	13	12	1	1 1	0	9	8	7	6		5	4	3	2	1	0
me										1	reser	vec	d										ioetrl 5 PD	1		10ctrl_5_DSX		ioctrl_5_SR				res	erv	ed			ioshare_5
set	0	0	0	0	(	)	0	0	0	(	0 0		0	0	0	0		0	0	0	0	0	0	1		1	1	1	0	0	)	0	0	0	0	0	0
	Bit	s		Ac	ce	ess		Na	me	e					De	SC	rij	pti	ion	l																	
	[31	:13	]	-			j	res	erv	ed					Res	ser	ve	ed																			
	[12	]		RV	V			ioc	trl_	_5_	_PD				Pul 0: c 1: e	lisa	ab	lec	d	ab	e																
	[11	:9]		RV	V			ioc	trl_	5_	DS	x			110 Wh • T • T	): 1 1: 1 1: 8 1: 8 1: 8 1: 4 1: 1 1: 1 1: 1 1: 1 1: 1 1: 1 1: 1	12 n n n n n n n n n n n n n n n n n n n	m mA mA mA mA nis ecc nis alu alu nis	A A A A A A A A A A A A A A A A A A A	n is me 110 101	mu is is	ıltiç d. ıltiç recc recc	olex omi	ed nei	as ide	th ed	e S in i	SDI 3.3 1.8	O1 V V	l_C mo mo	D de	AT e. e.	`A2	2 fu	ncti	on:	
	[8]			RW	V						SR				0: 6 Wh the rece Wh	disa ena va om en	ab lbl tlu llu m tl	led his he hen his	d l pii l is ide	n is red d in	mu con	nabl ıltir nme 8 V	olex endo mo	ed i	in .	3.3	V	mo	ode	e, ai	nd	the	e va	alue	e 0 i	is	
	[7:]	1]		-			1	res	erv	ed					Res	ser	ve	ed																			
	[0]			RV	V			ios	har	e_	.5				Mu 0: I				_	co	ntro	ol o	f th	e E	BI	_[	)Q	2 pi	in								

1 Package and Pins

		1: SDIO1 CDATA2

# ioshare\_6

ioshare\_6 is a multiplexing control register for the EBI\_DQ1 pin.

				O	ffset	Ad	ldres	S							R	Registe	r Na	me							T	otal	Res	et V	alue			
					02	x01	8									iosh	are_	5								0x0	0000	0F0	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	2	20 19	18	;	17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																				PD		Sx		SR								9
Name									re	serv	red									9		ioctrl_6_DSx					re	serv	red			
rvaine										,501 (	Cu									ioctrl		octrl_		ioctrl_6				501 (	ou .			ioshare
										_																		_	1.			L
Reset		0	0	0	0	0	0	0	0	0	0	(	0 0			0 0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	S	Na	me	•				D	esc	ri	ption	1															
	[31	:13	]	-			res	erve	ed				R	eser	ve	ed																
	[12	]		RV	V		ioc	trl_	6_1	PD			Pι	ıll-d	lo	wn ei	nabl	e														
													0:	disa	ab	oled																
													1:	ena	bl	led																
	[11	:9]		RV	V		ioc	trl_	6_1	DSx			D	ive	c	ontro	1															
													00	0: 1	2	mA																
													00	1: 1	. 1	mA																
													01	0: 9	) r	nΑ																
													01	1:8	3 r	nΑ																
													10	0: 5	ī	nΑ																
														1:4																		
														0: 2																		
														1: 1													_					
																his pi ecom				lex	ed a	as th	ie I	NF_	DO	Q1 f	func	etio	n, th	ie v	alu	e
																his pi			_							_		ΓΑ	1 fu	ncti	on:	:
													•	The	V	alue	110	is r	eco	mn	nen	ded	in	3.3	V	mo	de.					
														_		alue		-			-											
																his pi nende		mu	ıltip	lex	ed a	as o	the	r fu	nct	tion	s, tł	ie v	alu	e 11	1 i	S
	[8]			RV	V		ioc	trl_	6_	SR			Sl	ew 1	ra	te co	ntro	l en	abl	e												
													0:	disa	ab	oled																
													1:	ena	b	led																
																his pi ie 1 is																,



			recommended in 1.8 V mode.  When this pin is multiplexed as other functions, the value 1 is recommended.
[7:1]	-	reserved	Reserved
[0]	RW	_	Multiplexing control for the EBI_DQ1 pin 0: EBI_DQ1 1: SDIO1_CDATA1

ioshare\_7 is a multiplexing control register for the EBI\_DQ0 pin

				Ot		et Ad 0x010		ess									giste osha										tal I 0x0						
Bit	31	30	29	28	2	7 26	2	25 2	4 2	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										res	erve	ed									ioctrl_7_PD		ioctrl_7_DSx		ioctrl_7_SR			re	serv	red			ioshare_7
Reset	0	0	0	0	0	0	(	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0
	Bit	s		Ac	ce	ss	N	Jan	ıe					De	scr	ipt	ion																
	[31	:13	]	-			re	eser	ve	l				Res	serv	ved																	
	[12	]		RW	V		ic	octr	1_7	_P	D			Pul	l-de	owi	n en	abl	е														
														0: <b>c</b>																			
														1: 6	enal	ble	1																
	[11	:9]		RW	V		ic	octr	1_7	_[	Sx						trol																
														000																			
														001																			
														010																			
														011																			
														100																			
														101																			
														110																			
														111										_									
																	s pii omi				lex	ed a	is th	ie N	NF_	DÇ	00 fi	unc	tio	n, th	ie v	alu	e
															en	thi	s pii	ı is	mu	ltip	lex	ed a	ıs th	ne S	SDI	O1_	_CI	)A	ΓΑ(	) fu	ncti	on:	
														• T	he	val	ue 1	10	is r	ecc	mn	nen	ded	in	3.3	V r	nod	le.					
														• T	he	val	ue 1	01	is r	ecc	mn	nen	ded	in	1.8	V r	nod	le.					



			When this pin is multiplexed as other functions, the value 111 is recommended.
[8]	RW	ioctrl_7_SR	Slew rate control enable
			0: disabled
			1: enabled
			When this pin is multiplexed as the SDIO1_CDATA0 function, the value 1 is recommended in 3.3 V mode, and the value 0 is recommended in 1.8 V mode.
			When this pin is multiplexed as other functions, the value 1 is recommended.
[7:1]	-	reserved	Reserved
[0]	RW	ioshare_7	Multiplexing control for the EBI_DQ0 pin
			0: EBI_DQ0
			1: SDIO1_CDATA0

ioshare\_8 is a multiplexing control register for the NF\_WEN pin.

				Of	fset A									Reg ic		r Na re_8										set V 0050				
Bit	31	30	29	28	27 2	6	25 2	24 23	22	21	20	19	18	17	16	15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0
Name								re	serv	ed									ioctrl_8_PD	reserved	ioctrl_8_DSx	ioctrl_8_SR		i	res	erve	d			ioshare_8
Reset	0	0	0	0	0 (	)	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	1 0	1	0	0	0	0	0	0	0	0
	Bits	S		Ac	cess	]	Nan	ne				De	scr	ipti	ion															
	[31:	13	]			1	resei	rved				Res	serv	ed																
	[12]			RW	I	i	ioctr	1_8_I	PD			0: c	lisa	own bled	d	abl	е													
	[11]			RW	7	1	resei	rved				Res	serv	ed																
	[10:	:9]		RW	7	i	ioctr	1_8_1	OSx			00: 01: 10: 11: Wh	4 n 3 n 2 n 1 n en	nA nA nA	piı	ı is			lex	ed a	as the l	NF_	WI	E <b>N</b> :	fur	netio	on, t	he v	/alı	ue



			When this pin is multiplexed as other functions, the value 11 is recommended.
[8]	RW	ioctrl_8_SR	Slew rate control enable 0: disabled 1: enabled (recommended)
[7:2]	RW	reserved	Reserved
[1:0]	RW	ioshare_8	Multiplexing control for the NF_WEN pin 00: NF_WEN 01: SDIO1_CARD_DETECT 10: GPIO0_0 Other values: reserved

ioshare\_9 is a multiplexing control register for the NF\_ALE pin.

				Of	fset A									Reg		· Na re_9											et Va 0700				
Bit	31	30	29	28	27 2	6	25 2	24 2	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								1	reserv	ved									ioctrl_9_PD	reserved		ioctrl_9_DSx	ioctrl_9_SR			rese	rved	I		,	ioshare_9
Reset	0	0	0	0	0 (	)	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
	Bit	S		Ac	cess		Nan	ne				De	scr	ipti	on																
	[31	:13	]	-			rese	rved				Res	serv	ed																	
	[12]	]		RW	I		ioctr	1_9_	_PD			0: c	lisa	own blec	ł	able	e														
	[11]	]		RW	7		rese	rved				Res	serv	ed																	
	[11] RW reserved [10:9] RW ioctrl_9_DSx											00: 01: 10: 11: Wh 10: Wh	4 n 3 n 2 n 1 n is re	nA nA nA this	pir nm pir	n is enc	led.					he l	_								e



[8]	RW	ioctrl_9_SR	Slew rate control enable
			0: disabled
			1: enabled
			When this pin is multiplexed as the SDIO1_CARD_POWER_EN function:
			• The value 1 is recommended in 3.3 V mode.
			• The value 0 is recommended in 1.8 V mode.
			When this pin is multiplexed as other functions, the value 1 is recommended.
[7:2]	RW	reserved	Reserved
[1:0]	RW	ioshare_9	Multiplexing control for the NF_ALE pin
			00: NF_ALE
			01: SDIO1_CARD_POWER_EN
			10: GPIO0_1
			Other values: reserved

ioshare\_10 is a multiplexing control register for the NF\_CLE pin.

	Offset Address 0x028														Reg io	iste shar						Total Reset Value 0x00000700											
Bit	31	30	29	28	27	26	25	24 23		22	21 2		19	18	17	16	15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0		
Name								г	es	erve	ed									ioctrl_10_PD	reserved	ioctrl_10_DSx	ioctrl_10_SR	reserved						ioshare_10			
Reset			0	0 0		0 0		0 0		0	0	0	0	0	0	0	0	0	0	0	0	1 1	1	0	0	0	0	0	0	0	0		
	Bits			Ac	cess	5	Name						Description																				
	[31:13]						reserved							Reserved																			
	[12]	]		RW	7		ioct		Pull-down enable 0: disabled 1: enabled																								
	[11]	]		RW	7		rese	rved					Reserved																				
	[10:9] RW						ioctrl_10_DSx							ve ( 4 n 3 n 2 n 1 n	nA nA nA	trol																	



			When this pin is multiplexed as the NF_CLE function, the value 10 is recommended.
			When this pin is multiplexed as other functions, the value 11 is recommended.
[8]	RW	ioctrl_10_SR	Slew rate control enable
			0: disabled
			1: enabled
			When this pin is multiplexed as the SDIO1_CWPR function:
			• The value 1 is recommended in 3.3 V mode.
			• The value 0 is recommended in 1.8 V mode.
			When this pin is multiplexed as other functions, the value 1 is recommended.
[7:2]	RW	reserved	Reserved
[1:0]	RW	ioshare_10	Multiplexing control for the NF_CLE pin
			00: NF_CLE
			01: SDIO1_CWPR
			10: GPIO0_2
			Other values: reserved

ioshare\_11 is a multiplexing control register for the NF\_CSN0 pin.

	Offset Address													Register Name												Total Reset Value										
					0	x020	C								io	shaı	e_1	1						0x00001F00												
Bit	31 30 29 28 27 26 25 24 23 22 21										20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	5 4	3	2	1	0					
Name	reserved												ioctrl 11_OPU											ioctrl 11 SR reserved								ioshare_11				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	C	0	0	0	0	0				
	Bits Access					s	Na	ıme	!				Description																							
	[31	:13	]				reserved							Reserved																						
	[12] RW ioctrl_11_OPU								U		Pull-up enable 0: disabled 1: enabled																									
	[11:9] RW ioctrl_11_DSx									X		Drive control 000: 12 mA 001: 11 mA																								



		010: 9 mA
		011: 8 mA
		100: 5 mA
		101: 4 mA
		110: 2 mA
		111: 1 mA
		When this pin is multiplexed as the NF_CSN0 function, the value 110 is recommended.
		When this pin is multiplexed as the SDIO1_CCMD function:
		• The value 110 is recommended in 3.3 V mode.
		• The value 101 is recommended in 1.8 V mode.
		When this pin is multiplexed as other functions, the value 111 is recommended.
RW	ioctrl_11_SR	Slew rate control enable
		0: disabled
		0: disabled 1: enabled
		1: enabled
		1: enabled When this pin is multiplexed as the SDIO1_CCMD function:
		1: enabled When this pin is multiplexed as the SDIO1_CCMD function:  • The value 1 is recommended in 3.3 V mode.
-	reserved	<ul> <li>1: enabled</li> <li>When this pin is multiplexed as the SDIO1_CCMD function:</li> <li>The value 1 is recommended in 3.3 V mode.</li> <li>The value 0 is recommended in 1.8 V mode.</li> <li>When this pin is multiplexed as other functions, the value 1 is</li> </ul>
- RW	reserved ioshare_11	<ul> <li>1: enabled</li> <li>When this pin is multiplexed as the SDIO1_CCMD function:</li> <li>The value 1 is recommended in 3.3 V mode.</li> <li>The value 0 is recommended in 1.8 V mode.</li> <li>When this pin is multiplexed as other functions, the value 1 is recommended.</li> </ul>
- RW		1: enabled When this pin is multiplexed as the SDIO1_CCMD function:  • The value 1 is recommended in 3.3 V mode.  • The value 0 is recommended in 1.8 V mode.  When this pin is multiplexed as other functions, the value 1 is recommended.  Reserved
	RW	RW ioctrl_11_SR

ioshare\_12 is a multiplexing control register for the NF\_REN pin.



	Offset Address 0x030  31 30 29 28 27 26 25 24 23 22 21 20													Register Name ioshare_12											Total Reset Value 0x00000D00												
Bit	31	30	29	28	27	26	25	24	23	3 22	21	20	19	18	1	7 16	5 15	5 1	4	13	12	11	1	0	9	8	7	6	5	4	3	2	1	0			
Name				reserved									ioctrl_12_PD										ioctrl_12_DSx ioctrl_12_SR peaces									ioshare_12					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C	0	0	(	)	0	0	1	1	-	0	1	0	0	0	0	0	0	0	0			
	Bit	S		Ac	cess	3	Na	me	•				De	escr	ip	tio	n																				
	[31	:13	]				res	erve	ed				Re	serv	vec	d																					
	[12	]		RW	I		ioc	trl_	12	_PI	)		0: 0	ll-d disa ena	ıbl		nab	le																			
	[11	:9]		RW	V		ioc	trl_	12	_D\$	Sx		000 00 01 100 110 111 WH 110 WH	0: 1 1: 1 0: 9 1: 8 0: 5 1: 4 0: 2 1: 1 1: 1 1: 1 The	2 mm mm mm mm th re th va	nA nA nA nA nis p com is p nlue nlue	in is in is 103 01(in is	end s m l is ) is	ed nul s re	l. Itip eco	lex mn mn	ed nen	as ide	the d i	e S in :	SDI( 3.3 1.8	01 <u>.</u> V 1	_C( noc	CLK de. de.	K_0	U]	Γ fu	ncti	on:			
	[8]			RW	7		ioc	trl_	12	_SF	2	When this pin is multiplexed as other functions, the value 111 is recommended.  Slew rate control enable 0: disabled 1: enabled When this pin is multiplexed as the SDIO1_CCLK_OUT function: • The value 1 is recommended in 3.3 V mode. • The value 0 is recommended in 1.8 V mode. When this pin is multiplexed as other functions, the value 1 is recommended.													ion:												
	[7:	1]		-			res	erve	ed				Re	serv	vec	d																					
	[0]			RW	I		ios	hare	e_'	12			Mι	ıltip	ole	xing	gcc	ntı	rol	l fo	r th	e N	NF_	_R	E	N p	in										

	0: NF_REN
	1: SDIO1_CCLK_OUT

# $ioshare\_13$

ioshare\_13 is a multiplexing control register for the NF\_RDY0 pin.

		Offset Ad	dress						Regi	ster	Na	me						]	Total	Res	et Va	alue			
_		0x034	4						ios	har	e_1	3							0x	.0000	170	0			
Bit	31 30 29	28 27 26	25 24	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9 8	1	7 6	5 5	4	3	2	1	0
Name				reserv	ed									ioctrl_13_OPU	reserved	ioctrl_13_DSx	ioctrl 13 SR			re	serv	red			ioshare_13
Reset	0 0 0	0 0 0	0 0	0 0	0	0	0	0	0	0	0	0	0	1	0	1	1 1	(	0 (	0	0	0	0	0	0
	Bits	Access	Name	!		]	Des	cr	ipti	on															
	[31:13]	-	reserve	ed		]	Res	erv	ed																
	[12]	RW	ioctrl_	13_OP	U		Pull	-uŗ	ena	ıbl	e														
									bled																
							: eı	nat	oled																
	[11]	RW	reserve	ed			Res	erv	ed																
	[10:9]	RW	ioctrl_	13_DS	X				cont	rol															
							0:																		
							0: :																		
							1:																		
						,	Who	en '						lex	ed a	is the	NF_	_R	DY	0 fu	ncti	on,	the	val	ue
									this men			mu	ltip	lex	ed a	ıs oth	er fu	ınc	ctio	ıs, tl	ie v	alue	e 11	is	
	[8]	RW	ioctrl_	13_SR			Slev	v ra	ate c	on	tro	en	abl	e											
									bled																
							: e1	nat	oled	(re	cor	nm	end	led)	)										
	[7:1]	RW	reserve	ed			Res	erv	ed																
	[0]	RW	ioshare	e_13			Mul	tip	lexi	ng	cor	itro	l fo	r th	e N	F_R	DY0	pi	in						
									RD																
							: S	DI	O1_	RS	T														




ioshare\_21 is a multiplexing control register for the JTAG\_TMS pin.

				Ot	ffset A		ress									egist iosha			•									Rese		alue 0			
Bit	31	30	29	28	27 2	6 :	25 2	24	23 2	22	21	20	19	18	1	7 16	5 15	5 14	1 1	13 1	2	11	10	9	8	7	6	5	4	3	2	1	0
Name									rese	rve	ed										10ctrl_21_PU	reserved	ioctrl 21 DSx		ioctrl_21_SR		re	serv	ed			ioshare_21	
Reset	0	0	0	0	0 (	)	0	0	0	0	0	0	0	0	(	0 0	0	0	(	0	1	0	1	1	1	0	0	0	0	0	0	0	0
	Bit	s		Ac	cess	1	Nan	ne					De	scr	ip	otio	n																
	[31	:13	]	-		r	esei	rve	d				Res	serv	/e	d																	
	[12]	]		RW	V	i	octr	1_2	1_F	U			Pul	l-uj	р	enab	le																
														lisa																			
													1: 6	enal	ble	ed																	
	[11]	]		RW	V	r	esei	rve	d				Res	serv	/e	d																	
	[10	:9]		RW	V	i	octr	1_2	1_I	S	K		Dri	ve	co	ntro	l																
														4 r																			
														3 r																			
														2 r		4 4 (re		22.122	o <b>n</b>	dad	17												
	FO7			DII	7	+		1 0	1 0	_											1)												
	[8]			RW	V	1	octr	1_2	1_8	K				w r lisa		e co	ntro	ol e	nal	ble													
																ed (1	ecc	mr	nei	nde	d)												
	[7:3	<u> </u>		RW	V	r	esei	rve	d					serv							)												
	[2:0	)]		RW	V	i	osh	are	21				Mu	ltip	ole	exing	g cc	ntr	ol :	for	th	e J	ΓAG	T	MS	S pi	n						
	-	-						-	_					_		4G_								_		•							
													001	: T	S	I0_I	<b>)</b> 7																
																IO0																	
													Otł	er	va	lues	: re	ser	ve	d													

### ioshare\_22


ioshare\_22 is a multiplexing control register for the JTAG\_TRSTN pin.





#### ioshare\_23


ioshare\_23 is a multiplexing control register for the JTAG\_TCK pin.



#### ioshare\_24

ioshare\_24 is a multiplexing control register for the JTAG\_TDI pin.





#### ioshare\_25

ioshare\_25 is a multiplexing control register for the JTAG\_TDO pin.




				Ot	ffset Ac		SS								egiste iosha			e								Rese					
Bit	31	30	29	28	27 26	25	5 24	23	22	21	20	19	18	1′	7 16	15	5 14	4 1	3	12	11	10 9	8	7	6	5	4	3	2	1	0
Name								res	serv	ed										ioctrl_25_PD	reserved	ioctrl_25_DSx	ioctrl_25_SR		re	serv	ed			ioshare_25	
Reset	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	) (	)	0	0	1 1	1	0	0	0	0	0	0	0	0
	Bits	S		Ac	cess	N	ame	:				De	scr	ip	tion	1															
	[31:	:13	]			res	serv	ed				Re	serv	ec	d																
	[12]	]		RW	V	io	ctrl_	25_	PD	)		Pul	l-do	ow	vn ei	nab	le														
													lisa																		
												1: 6	enal	ble	ed																
	[11]	]		RW	V	res	serv	ed				Res	serv	ec	d																
	[10:	:9]		RW	V	io	ctrl_	25_	DS	X		Dri	ve	co	ntro	1															
													4 r																		
													3 r																		
													2 r		A A (re	201	***		dad	1/											
	FO.1			DII	7	-	. 1	2.5	GD											_											
	[8]			RW	V	100	etrl_	25_	SK				w r lisa		e co	ntro	ol e	nat	ole												
															ed (r	ecc	mr	ner	nde	d)											
	[7:3	<u> </u>		RW	V	res	serv	ed				Res								••)											
	[2:0			RW	V	ios	shar	e 2:	5			Mu	ltip	ole	xing	cc	ntr	ol 1	for	th	e J	ΓAG_	ΓDO	) pi	n						
		1						_					_		AG_							_									
												010	): T	SI	_ [1_D	7															
												101	l : G	iΡl	IO2	0															
												Otl	ner '	va	lues	: re	ser	vec	d												

# ioshare\_26

ioshare\_26 is a multiplexing control register for the GPIO1\_0 pin.






				Of	fset Ad	dres	S							Reg	iste	r Na	me							То	tal I	Rese	t V	alue			
					0x06	3								ic	shar	e_2	6								0x0	000	000	0			
Bit	31	30	29	28	27 26	25	24	23 2	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								rese	rve	ed									ioctrl_26_PD	reserved		10ctrl_26_DSx	ioctrl_26_SR		:	rese	rveo	ı			10share_26
Reset	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	cess	Na	me					De	scr	ipt	ion																
	[31	:13	]			rese	erve	1				Res	serv	ed																	
												Pul	l-de	owi	n en	abl	e														
	[12	]		RW	I	ioc	trl_2	6_F	D			0: c	lisa	ble	d																
												1: 6	enal	olec	ł																
	[11	]		RW	7	rese	erve	d				Res	serv	ed																	
												Dri	ve	cur	rent																
												00:																			
	[10	:9]		RW	7	ioc	trl_2	6_I	S	X		01:																			
													2 r		<i>(</i>			. 1	. 1\												
															(rec																
	гол			RW	7	:	l Դ	<i>c</i> c	D			Ste 0: c			con	tro	en	abl	e												
	[8]			ΚW	/	100	trl_2	0_8	Ж						u l (re	cor	nm	end	led)	١											
	[7:2	71		RW	Ţ.	race	erve	1				Res			. (10				ica)												
	L /	<u>- 1</u>		IX VV		1030	J1 V C (	1							•		4	1.0			DIA	<b>31</b>	Λ								
													_		ing 10		itro	1 10	rtr	ie C	JPI(	)1 <u> </u>	U p	ın							
	[1:0	0]		RW	7	iosl	nare_	_26							L CL																
															ies:		erv	ed													
				<u> </u>		<u> </u>																									

ioshare\_27 is a multiplexing control register for the TSI0\_D1 pin.






				Of	ffset A			S								giste osha												et Va				
Bit	31	30	29	28	27 2	6	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									re	serv	ed									ioctrl_27_PD	reserved		ioctrl_27_DSx	ioctrl_27_SR			rese	ervec	i			ioshare_27
Reset	0	0	0	0	0 (	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	cess		Na	me	)				De	scr	ipt	ion																
	[31	:13	]			1	rese	erve	ed				Res	serv	ed																	
													Pul	l-do	)W	n en	abl	e														
	[12	]		RW	1	i	ioct	trl_	27_	PD			0: 0																			
													1: €																			
	[11	]		RW	I	]	rese	erve	ed				Res	serv	ed																	
													Dri				,															
	Γ1Ω	-01		RW	I		ioot	⊦r1	27	De	v		00: 01:																			
	[10	:9]		ΚW	/		1001	LI I_	<i>ـ ۱</i> ـ	DS	Х		01. 10:																			
																(red	con	ıme	nde	ed)												
													Sle	w r	ate	cor	itro	l en	abl	e												
	[8]			RW	I	1	ioct	trl_	27_	SR			0: c	lisa	ble	d																
													1: 6	enal	ole	d (re	eco	mm	enc	led)	)											
	[7:2	2]		RW	1	1	rese	erve	ed				Res	serv	ed																	
													Mu	ltip	lex	ing	coı	ntro	l fo	r th	ne T	`SI(	)_D	1 p	in							
													00:			_																
	[1:0	0]		RW	I	j	iosł	are	e_2	7			01:		_	_		_														
															_	VA			1													
													Oth	ier '	val	ues:	res	serv	ed													

ioshare\_28 is a multiplexing control register for the TSI0\_D0 pin.





ioshare\_29 is a multiplexing control register for the TSI0\_CLK pin.




				Of		t Ad x074	dres 4	S							Reg io		r Na re_2									tal I 0x0						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									res	serve	ed									ioctrl_29_PD	reserved		10ctrl_29_DSx	ioctrl_29_SR			re	serv	ed			ioshare_29
Reset	0	0	0	0	0		0	0	0	0	0	0	0			0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	6		Ac	ces	S	Na	me					De	scr	ipti	on																
	[31:	13	]				res	erve	d				Res	serv	ed																	
	[12]	l		RW	J		ioc	trl_2	29_	PD			0: 0	lisa	own blecoled	d	abl	е														
	[11]			RW	V		res	erve	d				Res	serv	ed																	
	[10:	9]		RW	V		ioc	trl_2	29_	DS	X		00: 01: 10:	4 r 3 r 2 r	nA			ıme	ende	ed)												
	[8]			RW	V		ioc	trl_2	29_	SR			0: 0	lisa	ate blec	ł					1											
	[7:1	]		RW	I		res	erve	d				Res	serv	ed																	
	[0]			RW	V		ios	hare	_29	9			0: 0	GPI	olexi O1_ 0_C	_3		itro	l fo	r th	іе Т	SIC	)_C	LK	pin	Į						

# ioshare\_30


ioshare\_30 is a multiplexing control register for the TSI0\_VALID pin.






ioshare\_31 is a multiplexing control register for the I2C2\_SCL pin.





ioshare\_32 is a multiplexing control register for the I2C2\_SDA pin.







#### ioshare\_36

ioshare\_36 is a multiplexing control register for the DEM\_RST pin.






ioshare\_37 is a multiplexing control register for the I2C0\_SCL pin.



#### ioshare 38


ioshare\_38 is a multiplexing control register for the I2C0\_SDA pin.






ioshare\_43 is a multiplexing control register for the SPDIF\_OUT pin.





#### ioshare\_44

Ioshare\_44 is a multiplexing control register for the MUTE\_CTRL pin.




#### ioshare\_45

ioshare\_45 is a multiplexing control register for the HDMITX\_SDA pin.

0: GPIO4\_3 1: MUTE\_CTRL






#### ioshare\_46

ioshare\_46 is a multiplexing control register for the HDMITX\_SCL pin.






#### ioshare\_47

Ioshare\_47 is a multiplexing control register for the HDMITX\_HOTPLUG pin.






#### ioshare\_48

ioshare\_48 is a multiplexing control register for the HDMITX\_CEC pin.






#### ioshare\_54

ioshare\_54 is a multiplexing control register for the FE\_LED\_ACT pin.







ioshare\_55 is a multiplexing control register for the FE\_LED\_BASE pin.

Other values: reserved





ioshare 56 is a multiplexing control register for the SDIO0 CWPR pin.



#### ioshare\_57

ioshare 57 is a multiplexing control register for the SDIO0 CDATA1 pin.

1: SDIO0\_CWPR



				O	ffset 0x	Ado 0E4		S								egis iosł														et Va 0F0	alue 0			
3it	31	30	29	28	27	26	25	24	23	3 22	21	20	19	18	1	7 1	6	15	14	13	12	1	1 1	10	9	8	7	6	5	4	3	2	1	0
ame									r	eserv	ed										ioctrl 57 PD			ioctrl_57_DSx		ioctrl_57_SR			re	serv	red			ioshare_57
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(	0	0	0	0	0	0	1		1	1	1	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me	•				De	SC1	rip	otic	n																	
	[31	:13	]	-			res	erve	ed				Res	ser	ve	d																		
	[12	]		RV	V		ioc	trl_	57	_PD	)		Pul 0: 0 1: 6	disa	ab]		ena	able	е															
	[11	:9]		RW	V		ioc	trl_	57	_DS	Sx		000 001 010 011 100 111 WH • T • T	1: 1 1: 1 1: 8 1: 8 1: 4 1: 1 1: 1 1: 1 The	2 n n n th va	nA nA nA nA nA nis p alue	oin e 1 e 1	11 00 is	is r is r	ecc	mr mr	nei nei	ndo ndo	ed ed	in : in	3.3 1.8	V r V r	nod nod	le. le.			ncti		
	[8]			RW	V		ioc	trl_	57	SR	_		• T • T Wh	disa ena nen The The	ablablablablablablablablablablablablabla	led ed nis p alue	oin e 1 e 0	is is is	mu rec rec	ıltip om om	olex mei	nde	ed ed	in in	3.3 1.8	8 V 8 V	mo mo	de. de.				ncti		
	[7:]	1]		RV	V		res	erve	ed				Res	ser	ve	d																		
	[0]			RW	V		ios	hare	e_5	57			0: 0	GP.	Ю		)				or th	ne S	SD	OIO	00_	CD	AT	A1	pir	1				

ioshare\_58 is a multiplexing control register for the SDIO0\_CDATA0 pin.

				Of		et Ad 0x0E8									R	_	iste shar										otal I 0x0						
Bit	31	30	29	28	2	7 26	25	24	23	22	21	20	) 19	18	3	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									res	erv	ed										ioctrl 58 PD		ioctrl_58_DSx		ioctrl_58_SR			re	serv	ed			ioshare_58
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0
	Bit	s		Ac	ce	ess	Naı	ne					De	SC	rij	pt	ion																
	[31	:13	]	-			rese	rve	ed				Re	ser	ve	ed																	
	[12]	1		RW	V		ioct	rl :	58	PD			Pu	1-c	lo	wr	n en	abl	<u> </u>														
	L	,							_				0: 0																				
													1: 0	ena	ıbl	lec	l																
	[11	:9]		RW	V		ioct	rl_:	58_	DS	X		Dr	ve	С	on	trol																
													000	): 1	12	m	Α																
													00	l: 1	1	m	Α																
													010	): 9	r	n/	1																
													01	1:8	3 r	n/	1																
													100	): 5	5 r	n/	1																
													10	1:4	1 r	n/	1																
													110	): 2	2 r	n/	1																
													11	l: 1	lr	n/	1																
													Wł	nen	tl	his	pir	is	mu	ıltip	olex	ed a	ıs tl	ne S	SDI	O0_	_CI	)A	Γ <b>A</b> (	) fu	ncti	on:	
																											noc						
																											noc						
																	pir ideo		mu	ıltip	olex	ed a	is o	the	r fu	nct	ions	s, th	e v	alue	e 11	1 is	S
	[8]			RW	V		ioct	rl_:	58_	SR			Sle	w	ra	te	con	tro	en	abl	le												
													0: 0	lis	ab	le	d																
													1: 0	ena	ıbl	lec	l																
													Wł	nen	tl	his	pir	is	mu	ıltip	olex	ed a	ıs tl	ne S	SDI	O0_	_CI	)A	ГА(	) fu	ncti	on:	
																					mei												
																					mei												
																	pir ideo		mu	ıltip	olex	ed a	as o	the	r fu	nct	ions	s, th	e v	alue	e 1 i	is	



[7:1]	RW	reserved	Reserved
[0]	RW	ioshare_58	Multiplexing control for the SDIO0_CDATA0 pin
			0: GPIO3_1
			1: SDIO0_CDATA0

ioshare\_59 is a multiplexing control register for the SDIO0\_CCLK\_OUT pin.

				Of	ffset 0x	Ad 0E0		S							F	Regist iosh												Rese			•		
Bit	31	30	29	28	27	26	25	24	23	22	21	2	0 19	18		17 1	5	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									res	erv	ed										ioctrl 59 PD		ioctrl_59_DSx		ioctrl_59_SR			re	serv	ed			ioshare_59
Reset	0	0	0	0	0	0	0	0	0	0	0	(	0 0	0		0 (		0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me	!				D	esci	ri	ptio	n																
	[31	:13	]	-			res	erve	ed				Re	ser	V	ed																	
	[12	]		RW	V		ioc	trl_	59_	PD	)		Pu	ll-d	lo	wn e	na	ıble	e														
													0:	disa	at	oled																	
													1:	ena	b	led																	
	[11	:9]		RW	V		ioc	trl_	59_	DS	X		Dr	ive	c	ontro	ol																
																mA																	
																mA																	
																mA																	
																mA mA																	
																mA																	
																mA																	
																mA																	
													W	hen	t	his p	in	is	mu	ltip	lex	ed	as tl	ne S	SDI	00	_C(	CLK	<b>_</b> C	UT.	Γfu	ncti	ion:
													• 7	Γhe	V	alue	10	01	is r	ecc	mn	nen	ded	in	3.3	V 1	noc	le.					
													• [	Γhe	V	alue	0	11	is r	ecc	mr	nen	ded	in	1.8	V 1	noc	le.					
																his p			mu	ltip	lex	ed	as o	the	r fu	ncti	ion	s, th	ie v	alu	e 11	11 i	S
	[8]			RW	V	_	ioc	trl_	59_	SR			Slo	ew	ra	ite co	nt	rol	en	abl	e												
													0:	disa	at	oled																	
													1:	ena	b	led																	



			When this pin is multiplexed as the SDIO0_CCLK_OUT function:
			• The value 1 is recommended in 3.3 V mode.
			• The value 0 is recommended in 1.8 V mode.
			When this pin is multiplexed as other functions, the value 1 is recommended.
[7:1]	RW	reserved	Reserved
[0]	RW	ioshare_59	Multiplexing control for the SDIO0_CCLK_OUT pin 0: GPIO3_2 1: SDIO0_CCLK_OUT

ioshare\_60 is a multiplexing control register for the SDIO0\_CCMD pin.

				Of	fset 0x	Ad :0F(		S							Reg	istei shar										otal I 0x0						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									re	serve	ed									ioctrl_60_PD		ioctrl_60_DSx		ioctrl_60_SR			res	serv	ed			ioshare_60
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0
	Bit	ts		Aco	ces	S	Na	me	<b>!</b>				De	scr	ipti	on																
	[31	:13	]	-			res	erv	ed				Res	serv	ed																	
	[12	2]		RW	7		ioc	trl_	60_	PD			Pul	l-do	own	en	abl	9														
													0: c	lisa	blec	d																
													1: e	enab	oled																	
	[11	:9]		RW	7		ioc	trl_	60_	DS	X		Dri	ve o	con	trol																
													000	): 12	2 m	A																
													001	: 1	1 m	A																
													010	): 9	mΑ																	
													011	: 8	mΑ																	
													100	): 5	mΑ	L																
													101	: 4	mΑ	L																
													110	): 2	mΑ	L																
													111	: 1	mΑ	L																
																-			-		ed a				_	_		) fi	ıncı	ion	:	
																					nenc											
													• T	he '	valı	ie 1	00	is r	eco	mn	nenc	ded	in	1.8	V 1	nod	le.					



			When this pin is multiplexed as other functions, the value 111 is recommended.
[8]	RW	ioctrl_60_SR	Slew rate control enable  0: disabled  1: enabled  When this pin is multiplexed as the SDIO0_CCMD function:  • The value 1 is recommended in 3.3 V mode.  • The value 0 is recommended in 1.8 V mode.  When this pin is multiplexed as other functions, the value 1 is recommended.
[7:1]	RW	reserved	Reserved
[0]	RW	ioshare_60	Multiplexing control for the SDIO0_CCMD pin 0: GPIO3_3 1: SDIO0_CCMD

ioshare\_61 is a multiplexing control register for the SDIO0\_CDATA3 pin.

				Of	ffset 0x	Ado		S							Reg		: Na :e_6										Rese					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									res	serv	ed									ioctrl_61_PD		ioctrl_61_DSx		ioctrl_61_SR			res	serv	ed			ioshare_61
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0
	Bit	ts		Ac	ces	s	Na	me	!				De	scr	ipti	on																
	[31	:13	]	-			res	erve	ed				Res	serv	ed																	
	[12	2]		RW	7		ioc	trl_	61_	PD			0: c	lisa	own blec	i	abl	е														
	[11	:9]		RW	I		ioc	trl_	61_	DS	X				cont																	
															2 m. 1 m.																	
															n III. mA																	
															mA																	
													100	): 5	mΑ	L																
													101	: 4	mΑ																	



			110: 2 mA
			111: 1 mA
			When this pin is multiplexed as the SDIO0_CDATA3 function:
			• The value 111 is recommended in 3.3 V mode.
			• The value 100 is recommended in 1.8 V mode.
			When this pin is multiplexed as other functions, the value 111 is recommended.
[8]	RW	ioctrl_61_SR	Slew rate control enable
			0: disabled
			1: enabled
			When this pin is multiplexed as the SDIO0_CDATA3 function:
			• The value 1 is recommended in 3.3 V mode.
			• The value 0 is recommended in 1.8 V mode.
			When this pin is multiplexed as other functions, the value 1 is recommended.
[7:1]	RW	reserved	Reserved
[0]	RW	ioshare_61	Multiplexing control for the SDIO0_CDATA3 pin
			0: GPIO3_4
			1: SDIO0_CDATA3

ioshare\_62 is a multiplexing control register for the SDIO0\_CDATA2 pin.

				Of	ffset	t Ad	dres	S							Reg	iste	r Na	me							То	tal F	Res	et Va	alue			
					0:	x0F8	3								io	shaı	e_6	2								0x0	000	0F0	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									res	serv	ed									ioctrl_62_PD		ioctrl_62_DSx		ioctrl_62_SR			re	eserv	ed			ioshare_62
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me					De	scr	ipt	ion																
	[31	:13	]	-			rese	erve	d				Res	serv	ed																	
	[12	]		RW	V		ioc	trl_6	52_	PD			0: <b>c</b>	lisa	owr blee	d	abl	e														
	[11	:9]		RW	V		ioc	trl_6	rl_62_DSx Drive control 000: 12 mA																							



			001: 11 mA
			010: 9 mA
			011: 8 mA
			100: 5 mA
			101: 4 mA
			110: 2 mA
			111: 1 mA
			When this pin is multiplexed as the SDIO0_CDATA2 function:
			• The value 111 is recommended in 3.3 V mode.
			• The value 100 is recommended in 1.8 V mode.
			When this pin is multiplexed as other functions, the value 111 is recommended.
[8]	RW	ioctrl_62_SR	Slew rate control enable
			0: disabled
			1: enabled
			When this pin is multiplexed as the SDIO0_CDATA2 function:
			• The value 1 is recommended in 3.3 V mode.
			• The value 0 is recommended in 1.8 V mode.
			When this pin is multiplexed as other functions, the value 1 is recommended.
[7:1]	RW	reserved	Reserved
[0]	RW	ioshare_62	Multiplexing control for the SDIO0_CDATA2 pin
			0: GPIO3_5
			1: SDIO0_CDATA2
		<del></del>	1

ioshare\_63 is a multiplexing control register for the SDIO0\_CARD\_DETECT pin.

				O	ffse	t Ad	dres	S							Reg	iste	r Na	me							Тс	tal I	Rese	t Va	alue			
					02	k0F0	C								io	shar	e_6	3								0x0	000	070	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		31 30 29 28 27 26 25 24 23 22 reserve																		ioctrl_63_PD	reserved		ioctrl_63_DSx	ioctrl_63_SR			re	serv	ed			ioshare_63
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
	Bit	its Access Name											De	scr	ipti	on																
	[31:13] - reserved											Res	serv	ed																		



[12]	RW	ioctrl_63_PD	Pull-down enable
			0: disabled
			1: enabled
[11]	RW	reserved	Reserved
[10:9]	RW	ioctrl_63_DSx	Drive control
			00: 4 mA
			01: 3 mA
			10: 2 mA
			11: 1 mA (recommended)
[8]	RW	ioctrl_63_SR	Slew rate control enable
			0: disabled
			1: enabled (recommended)
[7:1]	RW	reserved	Reserved
[0]	RW	ioshare_63	Multiplexing control for the SDIO0_CARD_DETECT pin
			0: GPIO3_6
			1: SDIO0_CARD_DETECT

ioshare\_64 is a multiplexing control register for the SDIO0\_CARD\_POWER\_EN pin.

				Of	ffse	t Ad	dres	S							Reg	iste	r Na	me							То	tal I	Rese	t Va	lue			
					0	x100	)								io	shaı	e_6	4								0x0	000	0700	)			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									res	serv	ed									ioctrl_64_PD	reserved		10ctrl_64_DSx	ioctrl_64_SR			res	serv	ed			ioshare_64
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	S	Na	me					De	scr	ipti	ion																
	[31	:13	]	_			res	erve	d				Res	serv	ed																	
	[12	]		RW	V		ioc	trl_6	54_	PD			0: c	lisa	owr blee	d	abl	9														
	[11	]		RW	V		res	erve	d				Res	serv	ed																	
	[10	:9]		RW	V		ioc	trl_6	54_	DS	X		Dri 00:		con nA	trol																



			01: 3 mA
			10: 2 mA
			11: 1 mA
			When this pin is multiplexed as the SDIO0_CARD_POWER_EN function:
			• The value 11 is recommended in 3.3 V mode.
			• The value 10 is recommended in 1.8 V mode.
			When this pin is multiplexed as other functions, the value 11 is recommended.
[8]	RW	ioctrl_64_SR	Slew rate control enable
			0: disabled
			1: enabled (recommended)
[7:1]	RW	reserved	Reserved
[0]	RW	ioshare_64	Multiplexing control for the SDIO0_CARD_POWER_EN pin 0: GPIO3_7
			1: SDIO0_CARD_POWER_EN

ioshare\_78 is a multiplexing control register for the USB\_BOOT pin.

				O	ffset	t Ad	dres	S							Reg	iste	r Na	me							То	tal I	Rese	et Va	lue			
					0:	x138	3								io	shar	e_7	8								0x0	000	170	)			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									res	serv	ed									ioctrl_78_PU	reserved		10cm_/8_Dsx	ioctrl_78_SR			re	serv	ed			ioshare_78
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipt	ion																
	[31	:13	]	-			res	erve	ed				Res	serv	ed																	
	[12	:]		RV	V		ioc	trl_	78_	PU			0: c	lisa	o en bled	d	e															
	[11	]		RV	V		res	erve	ed				Res	serv	ed																	
	[10	):9]		RV	V		ioc	trl_	78_	DS.	X		Dri 00: 01:	4 n		trol																



			10: 2 mA
			11: 1 mA (recommended)
[8]	RW	ioctrl_78_SR	Slew rate control enable
			0: disabled
			1: enabled (recommended)
[7:1]	RW	reserved	Reserved
[0]	RW	ioshare_78	Multiplexing control for the USB_BOOT pin
			0: USB_BOOT
			1: GPIO2_5

ioshare\_79 is a multiplexing control register for the SPI\_SCLK pin.

	Offset Address 0x13C															giste: oshar						Total Reset Value 0x00000700													
Bit	31	30 29 28 27 26 25 24 23 22 21									20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	reserved													ioctrl_79_PD										ioctrl 79 SR reserved							10share_79				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0			
	Bit	Bits Access						me	<u> </u>				Description																						
	[31:13] - reserved								Reserved																										
	[12] RW ioctrl_79_PD										Pull-down enable 0: disabled 1: enabled																								
	[11	1] RW reserved										Reserved																							
	[10:9] RW ioctrl_79_DSx Drive control 00: 4 mA 01: 3 mA 10: 2 mA 11: 1 mA When this pin is multiple recommended. When this pin is multiple recommended.																								lue										
	[8]			RW	V		ioc	trl_	79_S	R			Sle 0: c			con d	tro	en	abl	e															



			1: enabled (recommended)
[7:2]	RW	reserved	Reserved
[1:0]	RW	_	Multiplexing control for the SPI_SCLK pin 00: GPIO0_3 01: SPI_SCLK 10: UART2_CTSN Other values: reserved

ioshare\_80 is a multiplexing control register for the SPI\_SDO pin.

	Offset Address 0x140														Register Name ioshare_80											Total Reset Value 0x00000700										
Bit	31	31 30 29 28 27 26 25 24 23 22 21								20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
Name	reserved														ioctrl 80 PD									ioctrl_80_SR							ioshare_80					
Reset	0	0 0 0 0 0 0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0					
	Bit	S		Ac	ces	s	Na	me			Description																									
	[31	:13	[	-			rese	erve	ed			Reserved																								
	[12] RW ioctrl_80_								_PD	)		Pull-down enable 0: disabled 1: enabled																								
	[11] RW reserved										Reserved																									
	[10:9] RW io							trl_	80_	_DS	X		Drive control 00: 4 mA 01: 3 mA 10: 2 mA 11: 1 mA (recommended)																							
												Slew rate control enable 0: disabled 1: enabled (recommended)																								
													Reserved																							
	[1:0	0]		RW	I		iosl	hare	e_8	30				-		ing 4_0		ntro	l fo	r th	ie S	PI_S	DC	) p:	in											

	01: SPI_SDO
	10: UART2_RXD
	Other values: reserved

# ioshare\_81

ioshare\_81 is a multiplexing control register for the SPI\_SDI pin.

				Of	ffset	t Ad	dres	S						Regis	ster	Na	me						T	otal l	Rese	t Va	ılue			
					0:	x14	4							ios	nar	e_8	1							0x0	000	0700	)			
Bit	31	30	29	28	27	26	25	24	23 22	21	20	19	18	17	16	15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0
Name									reser	ved									ioctrl_81_PD	reserved	ioctrl_81_DSx	ioctrl_81_SR			rese	rved	l			losnare_81
Reset	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	1 1	1	0	0	0	0	0	0	0	0
	Bits	S		Ac	ces	s	Na	me				De	scr	iptio	n															
	[31:	:13]		-			rese	erve	ed			Res	serv	ed																
	[12]	]		RW	I		ioc	trl_	81_PI	)				own	ena	able	e													
														bled																
												-		oled																
	[11]	]		RW			rese	erve	ed			Res	serv	ed																
	[10:	:9]		RW	I		ioc	trl_	81_D	Sx				conti	ol															
												00: 01:																		
													3 n																	
														nA (:	rec	om	me	nde	ed)											
	[8]			RW	I		ioc	trl	81 SI					ate c																
								_	_					bled																
												1: 6	enal	oled	(re	cor	nm	end	led)	)										
	[7:2	2]		RW	I		rese	erve	ed			Res	serv	ed																
	[1:0	)]		RW	I		iosl	hare	e_81			Mu	ltip	lexi	ıg	cor	itro	l fo	r th	ie S	PI_SE	I pi	n							
												00:	GF	PIO4	_1															
														I_SI																
														ART2			D													
												11:	120	C1_S	CI	L														

# ioshare\_82

ioshare\_82 is a multiplexing control register for the SPI\_CSN0 pin.

				Ot	ffset 0x	Ad 148		3								giste osha								Te		Reso		/alue	;		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	1′	7 16	15	14	13	12	11	10 9	8	7	6	5	4	. 3	2	1	0
Name									res	erv	ed									ioctrl_82_PD	reserved	ioctrl_82_DSx	ioctrl_82_SR			rese	erve	ed			ioshare_82
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 1	1	0	0	0	0	0	0	0	0
	Bits	s		Ac	cess	,	Naı	me					De	scr	ip	tior	1														
	[31:	:13	]	-			rese	rve	d				Res	serv	ec	l															
	[12]	]		RW	V		ioct	rl_8	82_	PD			Pul	l-de	ow	n er	abl	e													
														lisa																	
													1	enal																	
	[11]	]		RW	V		rese	rve	d				Res	serv	ec	l															
	[10:	:9]		RW	V		ioct	rl_8	82_	DS	X					ntro	l														
													00: 01:																		
														2 r																	
																r (re	con	ıme	nde	ed)											
	[8]			RW	V		ioct	rl 8	32	SR			1			e coi															
	L - J							_	_					lisa																	
													1: 6	enal	ole	d (r	ecoi	nm	enc	led)	)										
	[7:2	2]		RW	V		rese	rve	ed				Res	serv	ec	i															
	[1:0	)]		RW	V		iosh	are	282	2			Μu	ltip	le	xing	coı	itro	l fo	r th	ie S	PI_CS	N0	pir	n						
													00:	GF	PIC	)6_(	)														
																CSN															
																T2_		SN													
													11:	120	C1	_SD	Α														

# ioshare\_83

ioshare\_83 is a multiplexing control register for the SPI\_CSN1 pin.



				Ot		t Ado x140		3								iste shar										otal l 0x0						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									res	serve	ed									ioctrl_83_PD	reserved	*SU 88 [#00!		ioctrl_83_SR			re	serv	ed			ioshare_83
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
	Bits	s		Ac	ces	SS	Naı	me					De	scr	ipt	ion																
	[31:	:13	]	-			rese	rve	d				Res	serv	ed																	
	[12]	]		RW	V		ioct	rl_8	3_	PD						n en	abl	е														
														lisa																		
									_					enal		1																
	[11]	]		RW	V		rese	rve	d				Res	serv	red																	
	[10:	:9]		RW	V		ioct	rl_8	33_	DS	X					trol																
														4 n																		
														3 n 2 n																		
																(rec	on	me	nde	-d)												
	FO.1			D 11	7		. ,	1 (		CD																						
	[8]			RW	V		ioct	Γ1_8	53_	SK				w r lisa		con	iro	en	abi	e												
																u l (re	ecot	nm	end	led)												
	[7:1	]		RW	V		rese	rve	d					serv		1 (10		11111	CIIC	icu)												
	[0]	_		RW	V		iosh			3			Mu	ltip	lex	ing	cor	itro	l fo	r th	e S	PI_(	CS:	N1	pin							
									_					GPI		_						_			•							
																- SN1																

# $ioshare\_84$

ioshare\_84 is a multiplexing control register for the SLIC\_RST pin.




				O	ffset Ad		S								giste												alue			
i	<del></del>				0x15	0		ı				1		10	oshaı	e_8	4 ——			1			1	0x0	000	)70 —	0			
Bit	31	30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0
Name								re	serv	ed									ioctrl_84_PD	reserved	ioctrl_84_DSx	ioctrl_84_SR			re	serv	red			ioshare_84
Reset	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 1	1	0	0	0	0	0	0	0	0
	Bit	s		Ac	cess	Na	me	!				De	scr	ip	tion															
	[31	:13	]	_		res	erve	ed				Re	serv	ed																
	[12]	]		RW	I	ioc	trl_	84_	PD			Pul	l-de	эw	n en	abl	9													
													lisa																	
												1: 6	enal	ole	d															
	[11]	]		RW	I	res	erve	ed				Re	serv	ed																
	[10	:9]		RW	I	ioc	trl_	84_	DS	X					ntrol															
													4 r																	
													3 r																	
													2 r						1											
															(rec															
	[8]			RW	I	ioc	trl_	84_	SR						con	tro	en	abl	e											
												0: 0																		
												1: 6	enal	ole	d (re	cor	nm	end	ed)											
	[7:1	]		RW	I	res	erve	ed				Re	serv	ed																
	[0]			RW	I	ios	hare	e_8	4			Μι	ıltip	lex	king	cor	itro	l fo	r th	e S	LIC_R	ST	pin							
												0: 0	GPI	06	5_2															
												1: \$	SLI	C_	RST															

# $ioshare\_85$

ioshare\_85 is a multiplexing control register for the I2S0\_BCLK pin.






### ioshare\_86


ioshare 86 is a multiplexing control register for the I2S0 WS pin.





### ioshare\_87

ioshare 87 is a multiplexing control register for the I2S0 DOUT0 pin.



### ioshare\_88

[0]

RW


ioshare\_87


ioshare 88 is a multiplexing control register for the I2SO MCLK pin.

0: GPIO6\_5 1: I2S0\_DOUT0

Multiplexing control for the I2S0\_DOUT0 pin








### ioshare\_89

ioshare 89 is a multiplexing control register for the I2SO DINO pin.





				Ot	ffset A			1								giste osha								To	otal l 0x0	Rese					
Bit	31	30	29	28	27 2	6	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0
Name									re	serv	ed									ioctrl_89_PD	reserved	ioctrl_89_DSx	ioctrl 89 SR			re	serv	ved			ioshare_89
Reset	0	0	0	0	0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 1	1	0	0	0	0	0	0	0	0
	Bit	s		Ac	cess	1	Naı	ne					De	scr	ip	tion	l														
	[31	:13	]	-		1	ese	rve	ed				Re	serv	ed																
	[12]	]		RW	J	i	oct	rl_	89_	_PD			0: 0	ll-do disa enal	ble		abl	e													
	[11]	]		RW	I	1	ese	rve	ed				Re	serv	ed																
	[10	:9]		RW	J	i	oct	rl_	89_	DS	X		00: 01: 10:	4 r 3 r 2 r	nA nA nA	L		nme	ende	ed)											
	[8]			RW	I	i	oct	rl_	89_	SR			0: <b>c</b>	disa	ble	cor ed d (re					1										
	[7:1	]		RW	/	ı	ese	rve	ed				Re	serv	ed																
	[0]			RW	7	i	osh	are	e_8	9			0: 0	GPI	06	_		ntro	l fo	r th	ie I2	2S0_Ε	INC	piı	n						

# SC\_IO\_REUSE\_SEL



# **CAUTION**

The base address for SC\_IO\_REUSE\_SEL is 0xF800\_0000, which is different from that for other registers.

SC\_IO\_REUSE\_SEL is an MCU subsystem pin multiplexing control register.



				Of		Ad 004	dres:	S								ister RE			ΕĪ								Rese					
ъ:		20.	20	20				2.1	22		21	20	10					_		10		10		0						_	_	
Bit	31	30 2	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			res	serv	ed			sim0_det_padctrl_PD	sim0_data_padctrl_PD	sim0_clk_padctrl_PD	DC latebox alle Omie	SHIIU_CIK_paucili_DS	sim0_clk_padctrl_SR	reserved	led_data_padctrl_PD	led_clk_padctrl_PD		reserved	stb_gpio_sel		reserved	ir_gpio_sel		csno_gpio_ser		reserved	data_gpio_sel	clk_gpio_sel		reserved	uart_txd_gpio_sel	uart_rxd_gpio_sel
Reset	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	ion																
	[31	:25]		RW	7		rese	erve	ed				Res	serv	ed																	
	[24]	]		RW	7		sim D	0_c	let_	pac	lctr	l_P	SIN 0: c 1: e	lisa	ble		ull	-dov	wn	con	trol	ena	able	•								
	[23]	]		RW	7		sim PD	0_c	lata	_pa	ıdct	rl_	SIN 0: c 1: e	lisa	ble		. pu	ıll-d	low	n c	ontr	ol e	enal	ole								
	[22]	]		RW	I		sim D	0_c	lk_	pac	lctrl	l_P	SIN 0: c 1: e	lisa	ble		ull	-do	wn	con	itrol	en	able	•								
	[21	:20]		RW	I		sim DS	0_α	·lk_	pac	detrl		00: 01: 10: 11: Wh rece rece Wh	4 n 3 n 2 n 1 n en omi	nA nA nA this mer mer	ideo ideo	ı is l in l in	use OE CN	d as O ou MOS	s th itpu S oi	ıt m ıtpu	ode it m	e, ar	nd t e.	he v	valı	on, ue 1	0 is	}	lue	01 i	is
	[19]	]		RW	7		sim R	0_c	lk_	pac	lctrl	l_S	0: e	nat	led	K S l d (re																
	[18]	]		RW	7		rese	erve	d				Res	serv	ed																	



[17]	RW	led_data_padctrl_P D	LED_DATA pull-down control enable 0: disabled
			1: enabled
[16]	RW	led_clk_padctrl_PD	LED_CLK pull-down control enable 0: disabled 1: enabled
[15:14]	RW	reserved	Reserved
[13]	RW	stb_gpio_sel	Multiplexing control for the STANDBY_PWROFF pin 0: STANDBY_PWROFF 1: GPIO5_0
[12:11]	RW	reserved	Reserved
[10]	RW	ir_gpio_sel	Multiplexing control for the IR_IN pin 0: IR_IN 1: GPIO5_1
[9:8]	RW	csn0_gpio_sel	Multiplexing control for the LED_CSN0 pin 00: LED_KEY0 01: GPIO5_2 10: reserved
[7:6]	RW	reserved	Reserved
[5]	RW	data_gpio_sel	Multiplexing control for the LED_DATA pin 0: GPIO5_5 1: LED DATA
[4]	RW	clk_gpio_sel	Multiplexing control for the LED_CLK pin 0: GPIO5_6 1: LED CLK
[3:2]	RW	reserved	Reserved
[1]	RW	uart_txd_gpio_sel	Multiplexing control for the UART0_TXD pin 0: UART0_TXD 1: UART1_TXD
[0]	RW	uart_rxd_gpio_sel	Multiplexing control for the UART0_RXD pin 0: UART0_RXD 1: UART1_RXD

# 1.5 Software Multiplexed Pins

# 1.5.1 MEM

Table 1-34 lists the software multiplexed signals of the MEM.

Table 1-34 Software multiplexed signals of the MEM

Position	Pad Signal	Multiplexing Control Register	Multiplexing Signal 0	Multiplexing Signal 1	Multiplexing Signal 2
AC25	EBI_DQ7	ioshare_0	EBI_DQ7	SDIO1_CDATA7	BOOT_SEL0
AC26	EBI_DQ6	ioshare_1	EBI_DQ6	SDIO1_CDATA6	-
AB26	EBI_DQ5	ioshare_2	EBI_DQ5	SDIO1_CDATA5	-
AB28	EBI_DQ4	ioshare_3	EBI_DQ4	SDIO1_CDATA4	-
AA25	EBI_DQ3	ioshare_4	EBI_DQ3	SDIO1_CDATA3	-
AA26	EBI_DQ2	ioshare_5	EBI_DQ2	SDIO1_CDATA2	-
Y26	EBI_DQ1	ioshare_6	EBI_DQ1	SDIO1_CDATA1	-
Y28	EBI_DQ0	ioshare_7	EBI_DQ0	SDIO1_CDATA0	-
V27	NF_WEN	ioshare_8	NF_WEN	SDIO1_CARD_DETECT	GPIO0_0
W26	NF_ALE	ioshare_9	NF_ALE	SDIO1_CARD_POWER_EN	GPIO0_1
V26	NF_CLE	ioshare_10	NF_CLE	SDIO1_CWPR	GPIO0_2
V28	NF_CSN0	ioshare_11	NF_CSN0	SDIO1_CCMD	-
W25	NF_REN	ioshare_12	NF_REN	SDIO1_CCLK_OUT	-
U26	NF_RDY 0	ioshare_13	NF_RDY0	SDIO1_RST	-

Table 1-35 describes the software multiplexed signals of the MEM.

Table 1-35 Description of the software multiplexed signals of the MEM

Signal	Direction	Description
BOOT_SEL0	I	Type of the memory from which the system boots, valid only during power-on {BOOT_SEL1, BOOT_SEL0} 00: reserved 01: NAND flash 10: SD
		11: eMMC



Signal	Direction	Description
EBI_DQ0	I/O	NAND flash data bus
EBI_DQ1	I/O	NAND flash data bus
EBI_DQ2	I/O	NAND flash data bus
EBI_DQ3	I/O	NAND flash data bus
EBI_DQ4	I/O	NAND flash data bus
EBI_DQ5	I/O	NAND flash data bus
EBI_DQ6	I/O	NAND flash data bus
EBI_DQ7	I/O	NAND flash data bus
GPIO0_0	I/O	GPIO
GPIO0_1	I/O	GPIO
GPIO0_2	I/O	GPIO
NF_ALE	О	Address latch signal of the NAND flash
NF_CLE	О	Command latch signal of the NAND flash
NF_CSN0	О	NAND flash CS signal, active low.
NF_RDY0	I	Status indicator of the NAND flash
		1: ready
		0: busy
NF_REN	О	Read enable signal of the NAND flash, active low
NF_WEN	О	Write enable signal of the NAND flash, active low
SDIO1_CARD_D ETECT	I	Card detection signal, active low
SDIO1_CARD_P OWER_EN	О	Power supply enable control signal, active high
SDIO1_CCLK_O UT	О	Output working clock for the card
SDIO1_CCMD	I/O	Card command, high level by default
SDIO1_CDATA0	I/O	Card data, high level by default
SDIO1_CDATA1	I/O	Card data, high level by default
SDIO1_CDATA2	I/O	Card data, high level by default
SDIO1_CDATA3	I/O	Card data, high level by default
SDIO1_CDATA4	I/O	Card data, high level by default
SDIO1_CDATA5	I/O	Card data, high level by default

	_	
Signal	Direction	Description
SDIO1_CDATA6	I/O	Card data, high level by default
SDIO1_CDATA7	I/O	Card data, high level by default
SDIO1_CWPR	I	Card write protection detection signal, active high
SDIO1 RST	0	eMMC reset signal

# 1.5.2 JTAG

Table 1-36 lists the software multiplexed signals of the JTAG interface.

Table 1-36 Software multiplexed signals of the JTAG interface

Position	Pad Signal	Multiplexing Control Register	Multiplexing Signal 0	Multiplexing Signal 1	Multiplexing Signal 2	Multiplexing Signal 3	Multiplexin g Signal 4
N28	JTAG _TMS	ioshare_21	JTAG_TMS	TSI0_D7	GPIO0_4	PHY_MHL_ CLK	-
N27	JTAG _TRS TN	ioshare_22	JTAG_TRS TN	-	TSI0_CLK	GPIO0_5	PHY_ASC LK
M26	JTAG _TCK	ioshare_23	JTAG_TCK	-	TSI0_VALI D	GPIO0_6	PCLK_REF
L28	JTAG _TDI	ioshare_24	JTAG_TDI	-	TSI0_SYNC	GPIO0_7	-
L27	JTAG _TDO	ioshare_25	JTAG_TDO	-	TSI1_D7	GPIO2_0	-

Table 1-37 describes the software multiplexed signals of the JTAG interface.

Table 1-37 Description of software multiplexed signals of the JTAG interface

Signal	Direction	Description
GPIO0_4	I/O	GPIO
GPIO0_5	I/O	GPIO
GPIO0_6	I/O	GPIO
GPIO0_7	I/O	GPIO
GPIO2_0	I/O	GPIO
JTAG_TCK	I	JTAG clock input
JTAG_TDI	I	JTAG data input



Signal	Direction	Description
JTAG_TDO	О	JTAG data output
JTAG_TMS	I/O	JTAG mode select input or data output through software trace, which is controlled by using the CPU
JTAG_TRSTN	I	JTAG reset input
PCLK_REF	О	HDMI TX output test signal
PHY_ASCLK	О	HDMI TX output test signal
PHY_MHL_CLK	О	HDMI TX output test signal
TSI0_D7	I	TSI0 1-bit serial input, or 2-bit serial input
TSI1_D7	I	TSI1 1-bit serial data input

# 1.5.3 TS

Table 1-38 lists the software multiplexed signals of the TSI.

Table 1-38 Software multiplexed signals of the TSI

Position	Pad Signal	Multiplexing Control Register	Multiplexing Signal 0	Multiplexing Signal 1	Multiplexing Signal 2
K28	GPIO1_0	ioshare_26	GPIO1_0	-	TSI1_CLK
J27	TSI0_D1	ioshare_27	GPIO1_1	TSI0_D1	TSI1_VALID
H26	TSI0_D0	ioshare_28	GPIO1_2	TSI0_D0	TSI1_SYNC
G28	TSI0_CLK	ioshare_29	GPIO1_3	TSI0_CLK	-
G27	TSI0_VALID	ioshare_30	GPIO1_4	TSI0_VALID	-

Table 1-39 describes the software multiplexed signals of the TSI.

Table 1-39 Description of software multiplexed signals of the TSI

Signal	Direction	Description	
DEM_RST	О	Demod reset signal	
GPIO1_0	I/O	GPIO	
GPIO1_1	I/O	GPIO	
GPIO1_2	I/O	GPIO	
GPIO1_3	I/O	GPIO	



Signal	Direction	Description
GPIO1_4	I/O	GPIO
TSI0_CLK	I	Clock input of TSI0, maximum 190 MHz in serial mode
TSI0_D0	I	TSI0 1-bit serial input, or 2-bit serial input
TSI0_D1	I	TSI0 2-bit serial data input
TSI0_SYNC	I	TSI0 input data sync indicator
TSI0_VALID	I	Validity indicator for TSI0 data input, active high
TSI1_CLK	I	TSI1 clock input, maximum 190 MHz in serial mode
TSI1_D7	I	TSI1 1-bit serial data input
TSI1_SYNC	I	TSI1 input data sync indicator
TSI1_VALID	I	Validity indicator for TSI1 data input, active high

# 1.5.4 I<sup>2</sup>C

Table 1-40 lists the software multiplexed signals of the I<sup>2</sup>C.

**Table 1-40** Software multiplexed signals of the I<sup>2</sup>C

Position	Pad Signal	Multiplexing Control Register	Multiplexing Signal 0	Multiplexing Signal 1	Multiplexing Signal 2
E27	I2C2_SCL	ioshare_31	PMC_PWM0	I2C2_SCL	GPIO2_6
E28	I2C2_SDA	ioshare_32	PMC_PWM1	GPIO2_7	I2C2_SDA
D26	I2C0_SCL	ioshare_37	GPIO1_6	I2C0_SCL	-
C27	I2C0_SDA	ioshare_38	GPIO1_7	I2C0_SDA	-

Table 1-41 describes the software multiplexed signals of the I<sup>2</sup>C.

**Table 1-41** Description of the software multiplexed signals of the I<sup>2</sup>C

Signal	Direction	Description
GPIO1_6	I/O	GPIO
GPIO1_7	I/O	GPIO
GPIO2_6	I/O	GPIO
GPIO2_7	I/O	GPIO
I2C0_SCL	I/O	I <sup>2</sup> C0 bus clock, OD output

1		Z	
	7		

Signal	Direction	Description
I2C0_SDA	I/O	I <sup>2</sup> C0 bus data, OD output
I2C2_SCL	I/O	I <sup>2</sup> C2 bus clock, OD output
I2C2_SDA	I/O	I <sup>2</sup> C2 bus data, OD output
PMC_PWM0	О	PMC_PWM0 output
PMC_PWM1	О	PMC_PWM1 output

# 1.5.5 **Audio**

Table 1-42 lists the software multiplexed signals of the audio interface.

Table 1-42 Software multiplexed signals of the audio interface

Position	Pad Signal	Multiplexing Control Register	Multiplexing Signal 0	Multiplexing Signal 1	Multiplexing Signal 2	Multiplexing Signal 3
B22	SPDIF_ OUT	ioshare_43	RSA_END	SPDIF_OUT	GPIO4_2	BOOT_SEL1
A22	MUTE _CTRL	ioshare_44	GPIO4_3	MUTE_CTRL	-	-
D12	I2S0_B CLK	ioshare_85	GPIO6_3	I2S0_BCLK	-	-
B10	I2S0_ WS	ioshare_86	GPIO6_4	I2S0_WS	-	-
A10	I2S0_D OUT0	ioshare_87	GPIO6_5	I2S0_DOUT0	-	-
C11	I2S0_ MCLK	ioshare_88	GPIO6_6	I2S0_MCLK	-	-
D11	I2S0_D IN0	ioshare_89	GPIO6_7	I2S0_DIN0	-	-

Table 1-43 describes the software multiplexed signals of the audio interface.

Table 1-43 Description of software multiplexed signals of the audio interface

Signal	Direction	Description
BOOT_SEL1	Ι	Type of the memory from which the system boots, valid only during power-on
		{BOOT_SEL1, BOOT_SEL0}
		00: reserved

Signal	Direction	Description
		01: NAND flash
		10: SD
		11: eMMC
GPIO4_2	I/O	GPIO
GPIO4_3	I/O	GPIO
GPIO6_3	I/O	GPIO
GPIO6_4	I/O	GPIO
GPIO6_5	I/O	GPIO
GPIO6_6	I/O	GPIO
GPIO6_7	I/O	GPIO
I2S0_BCLK	I/O	Bit stream clock of the I <sup>2</sup> S or PCM interface
I2S0_DIN0	Ι	Data input of the I <sup>2</sup> S or PCM interface
I2S0_DOUT0	О	Data output of the I <sup>2</sup> S or PCM interface
I2S0_MCLK	О	Main clock of the I <sup>2</sup> S or PCM interface. It can act as the working clock of the audio CODEC (lowend DAC).
I2S0_WS	I/O	Audio channel select signal at the I <sup>2</sup> S RX end (connected to the ADC interface)
MUTE_CTRL	О	Mute control signal
RSA_END	0	Whether the RSA signature authentication of the CA debugging output interface is complete
		0: no
		1: yes
SPDIF_OUT	О	SPDIF data output

# **1.5.6 HDMI TX**

Table 1-44 lists the software multiplexed signals of the HDMI TX interface.

Table 1-44 Software multiplexed signals of the HDMI TX interface

Posit ion	Pad Signal	Multiplexing Control Register	Multiplexing Signal 0	Multiplexing Signal 1	Multiplexing Signal 2
C21	HDMITX_SDA	ioshare_45	-	HDMITX_SDA	GPIO4_4
B20	HDMITX_SCL	ioshare_46	-	HDMITX_SCL	GPIO4_5



D21	HDMITX_HOT PLUG	ioshare_47	-	HDMITX_HOTPLU G	GPIO4_6
A20	HDMITX_CEC	ioshare_48	-	HDMITX_CEC	GPIO4_7

Table 1-45 describes the software multiplexed signals of the HDMI TX interface.

Table 1-45 Description of software multiplexed signals of the HDMI TX interface

Signal	Direction	Description
GPIO4_4	I/O	GPIO
GPIO4_5	I/O	GPIO
GPIO4_6	I/O	GPIO
GPIO4_7	I/O	GPIO
HDMITX_CEC	I/O	Channel control signal of the HDMI TX interface
HDMITX_HOTPLUG	I	Hot plug signal of the HDMI TX interface
HDMITX_SCL	I/O	I <sup>2</sup> C bus clock of the HDMI TX interface
HDMITX_SDA	I/O	I <sup>2</sup> C bus data of the HDMI TX interface

### 1.5.7 NET

Table 1-46 lists the software multiplexed signals of the Ethernet port.

Table 1-46 Software multiplexed signals of the Ethernet port

Position	Pad Signal	Multiplexing Control Register	Multiplexing Signal 0	Multiplexing Signal 1	Multiplexing Signal 2
B1	FE_LED_A CT	ioshare_54	-	FE_LED_ACT	GPIO2_1
C2	FE_LED_B ASE	ioshare_55	GPIO2_2	FE_LED_BASE	-

Table 1-47 describes the software multiplexed signals of the Ethernet port.

Table 1-47 Description of the software multiplexing signals of the Ethernet port

Signal	Direction	Description
FE_LED_ACT	О	Ethernet port link status indicator
		1: linked

Signal	Direction	Description
		0: not linked
		The LED controlled by this signal blinks quickly when the interval between transmitted data packets is short, and it blinks slowly when the interval is long.
		Configurable OD or CMOS output, OD output by default
FE_LED_BASE	О	Ethernet port link status indicator
		1: linked
		0: not linked
		Configurable OD or CMOS output, OD output by default
GPIO2_1	I/O	GPIO
GPIO2_2	I/O	GPIO

# 1.5.8 SDIO

Table 1-48 lists the software multiplexed signals of the SDIO interface.

Table 1-48 Software multiplexed signals of the SDIO interface

Position	Pad Signal	Multiplexing Control Register	Multiplexing Signal 0	Multiplexing Signal 1
C1	SDIO0_CWPR	ioshare_56	GPIO2_3	SDIO0_CWPR
D3	SDIO0_CDATA1	ioshare_57	GPIO3_0	SDIO0_CDATA1
E3	SDIO0_CDATA0	ioshare_58	GPIO3_1	SDIO0_CDATA0
E1	SDIO0_CCLK_OU T	ioshare_59	GPIO3_2	SDIO0_CCLK_OUT
F2	SDIO0_CCMD	ioshare_60	GPIO3_3	SDIO0_CCMD
G3	SDIO0_CDATA3	ioshare_61	GPIO3_4	SDIO0_CDATA3
Н3	SDIO0_CDATA2	ioshare_62	GPIO3_5	SDIO0_CDATA2
J2	SDIO0_CARD_DE TECT	ioshare_63	GPIO3_6	SDIO0_CARD_DETECT
J1	SDIO0_CARD_PO WER_EN	ioshare_64	GPIO3_7	SDIO0_CARD_POWER_EN

Table 1-49 describes the software multiplexed signals of the SDIO interface.



Table 1-49 Description of software multiplexed signals of the SDIO interface

Signal	Direction	Description
GPIO2_3	I/O	GPIO
GPIO3_0	I/O	GPIO
GPIO3_1	I/O	GPIO
GPIO3_2	I/O	GPIO
GPIO3_3	I/O	GPIO
GPIO3_4	I/O	GPIO
GPIO3_5	I/O	GPIO
GPIO3_6	I/O	GPIO
GPIO3_7	I/O	GPIO
SDIO0_CARD_DETECT	I	Card detection signal, active low
SDIO0_CARD_POWER_EN	О	Power supply enable control signal, active high, low level by default
SDIO0_CCLK_OUT	О	Output working clock for the card
SDIO0_CCMD	I/O	Card command, high level by default
SDIO0_CDATA0	I/O	Card data, high level by default
SDIO0_CDATA1	I/O	Card data, high level by default
SDIO0_CDATA2	I/O	Card data, high level by default
SDIO0_CDATA3	I/O	Card data, high level by default
SDIO0_CWPR	Ι	Card write protection detection signal, active high

# 1.5.9 SYS

Table 1-50 lists the software multiplexed signals of SYS.

Table 1-50 Software multiplexed signals of SYS

Position	Pad Signal	Multiplexing Control Register	Multiplexing Signal 0	Multiplexing Signal 1
A27	USB_BOOT	ioshare_78	USB_BOOT	GPIO2_5
C12	SLIC_RST	ioshare_84	GPIO6_2	SLIC_RST
C28	DEM_RST	ioshare_36	GPIO1_5	DEM_RST

Table 1-51 describes the software multiplexed signals of SYS.

Table 1-51 Description of software multiplexed signals of SYS

Signal	Direction	Description		
GPIO2_5	I/O	GPIO		
GPIO6_2	I/O	GPIO		
SLIC_RST	О	SLIC chip reset signal		
USB_BOOT	I	USB bootstrap enable during booting 0: enabled 1: disabled		

# 1.5.10 SPI

Table 1-52 lists the software multiplexed signals of the SPI.

Table 1-52 Software multiplexed signals of the SPI

Position	Pad Signal	Multiplexing Control Register	Multiplexing Signal 0	Multiplexing Signal 1	Multiplexing Signal 2	Multiplexing Signal 3
A13	SPI_SCLK	ioshare_79	GPIO0_3	SPI_SCLK	UART2_CTSN	-
C13	SPI_SDO	ioshare_80	GPIO4_0	SPI_SDO	UART2_RXD	-
D13	SPI_SDI	ioshare_81	GPIO4_1	SPI_SDI	UART2_TXD	I2C1_SCL
B13	SPI_CSN0	ioshare_82	GPIO6_0	SPI_CSN0	UART2_RTSN	I2C1_SDA
A14	SPI_CSN1	ioshare_83	GPIO6_1	SPI_CSN1	-	-

Table 1-53 describes the software multiplexed signals of the SPI.

Table 1-53 Description of software multiplexed signals of the SPI

Signal	Direction	Description
GPIO0_3	I/O	GPIO
GPIO4_0	I/O	GPIO
GPIO4_1	I/O	GPIO
GPIO6_0	I/O	GPIO
GPIO6_1	I/O	GPIO



Signal	Direction	Description
I2C1_SCL	I/O	I <sup>2</sup> C1 bus clock, OD output
I2C1_SDA	I/O	I <sup>2</sup> C1 bus data, OD output
SPI_CSN0	О	SPI CS0 output
SPI_CSN1	О	SPI CS1 output
SPI_SCLK	О	SPI clock signal
SPI_SDI	I	SPI data input
SPI_SDO	О	SPI data output
UART2_CTSN	I	Modem state input, clear to send (CTS), active low
UART2_RTSN	О	Modem state output, request to send (RTS), active low. The reset value is 0.
UART2_RXD	I	UART2 data RX
UART2_TXD	О	UART2 data TX

# **2** Electrical Specifications

# 2.1 Power Consumption

Table 2-1 describes the power consumption parameters.

**Table 2-1** Power consumption parameters

Symbol	Description	Min	Тур	Max	Unit
VDD	Core power	TBD	TBD	TBD	mA
VDD_CPU	CPU power	TBD	TBD	TBD	mA
DVDD33	Interface power	TBD	TBD	TBD	mA
VDDIO_DDR	DDR interface power	TBD	TBD	TBD	mA

# 2.2 Rated Operating Voltages



### WARNING

If the maximum rated operating voltages in Table 2-2 are exceeded, the chip may not work stably or be damaged.

**Table 2-2** Rated operating conditions

Symbol	Parameter	Min	Max	Unit
VDD	Core power	-0.5	1.8	V
VDD_CPU	CPU power	-0.5	1.8	V

Symbol	Parameter	Min	Max	Unit
DVDD33	Interface power	-0.5	4.6	V
DVDD33_STANDBY	Interface power	-0.5	4.6	V
NF_DVDD3318	Interface power	-0.5	4.6	V
VDDIO_DDR	Interface power	-0.5	4.6	V
VDDIO_CK_DDR	Interface power	-0.5	4.6	V

# 2.3 Recommended Operating Conditions

Table 2-3 describes the recommended operating conditions.

**Table 2-3** Recommended operating conditions

Symbol	Description	Min	Тур	Max	Unit
VDD	Core power	TBD	TBD	TBD	V
VDD_CPU	CPU core power	TBD	TBD	TBD	V
DVDD33	Interface power	3.125	3.3	3.6	V
DVDD33_STANDB Y	Interface power of the always-on area	3.125	3.3	3.6	V
NF_DVDD3318	NAND flash interface power	3.125/1 .71	3.3/1.8	3.6/1.98	V
VDDIO_DDR	DDR3 interface power	1.425	1.5	1.575	V
VDDIO_CK_DDR	DDR3 clock interface power	1.425	1.5	1.575	V
AVDD_DDRPLL1 AVDD_DDRPLL2	3.3 V DDR3 PLL analog power	3.125	3.3	3.6	V
AVDD11_PLL	1.1 V PLL analog power	1.045	1.1	1.155	V
AVDD33_PLL	3.3 V PLL analog power	3.125	3.3	3.465	V
AVDD33_USB2	3.3 V USB 2.0 analog power	3.125	3.3	3.6	V
AVDD33_VDAC	3.3 V VDAC analog power	3.125	3.3	3.465	V
AVDD33_ADAC	3.3 V ADAC analog power	3.125	3.3	3.465	V
AVCC11_HDMITX	1.1 V HDMI TX analog power	1.045	1.1	1.155	V
AVDD33_USB0	3.3 V USB 2.0 analog	3.125	3.3	3.6	V

Symbol	Description	Min	Тур	Max	Unit
	power				
AVDD33_USB1	3.3 V USB 2.0 analog power	3.125	3.3	3.6	V
AVDD33_FE	3.3 V FE PHY analog power	3.125	3.3	3.465	V
AVDD11_FE	1.1 V FE PHY analog power	1.045	1.1	1.155	V

# 2.4 DC/AC Electrical Specifications

Table 2-4 describes the direct current (DC) electrical specifications.

**Table 2-4** DC electrical specifications (DVDD33 = 3.3 V, some interfaces also support the 5 V input)

Symbol	Parameter	Min	Тур	Max	Unit	Description
DVDD33	Interface voltage	3.125	3.3	3.6	V	-
$V_{ m IH}$	High-level input voltage	2.0	-	DVD D33 + 0.3	V	Incompatible with the 5 V input voltage. Some interfaces support the 5 V input voltage, and the maximum input voltage is 5.5 V.
V <sub>IL</sub>	Low-level input voltage	-0.3	-	0.8	V	-
$I_L$	Input leakage current	-	-	±10	μА	-
$I_{OZ}$	Tristate output leakage current	-	-	±10	μА	-
V <sub>OH</sub>	High-level output voltage	2.4	-	-	V	-
$V_{OL}$	Low-level output voltage	-	-	0.4	V	-
$R_{PU}$	Internal pull- up impedance	27	40	64	kΩ	-
R <sub>PD</sub>	Internal pull- down impedance	31	46	78	kΩ	-

2 Electrical Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Description
R <sub>PU8k</sub>	Pull-up impedance	7.1	8.5	10	kΩ	-
$R_{\mathrm{PD8k}}$	Pull-down impedance	7.1	8.4	10	kΩ	-

**Table 2-5** DC electrical specifications (NF\_DVDD3318 = 1.8 V)

Symbol	Parameter	Min	Тур	Max	Unit	Description
NF_DVD D3318	Interface voltage	1.71	1.8	1.98	V	1.8 V NAND flash interface
$V_{\mathrm{IH}}$	High-level input voltage	0.65 x NF_DV DD3318	-	NF_DVDD 3318 + 0.3	V	
V <sub>IL</sub>	Low-level input voltage	-0.3	-	0.35 x NF_DVDD 3318	V	-
$I_{L}$	Input leakage current	-	-	±10	μΑ	-
$I_{OZ}$	Tristate output leakage current	-	-	±10	μΑ	-
V <sub>OH</sub>	High-level output voltage	NF_DV DD3318 - 0.45 V	-	-	V	-
V <sub>OL</sub>	Low-level output voltage	-	-	0.45	V	-
R <sub>PU</sub>	Internal pull- up impedance	53	89	163	kΩ	-
R <sub>PD</sub>	Internal pull- down impedance	54	96	189	kΩ	-
R <sub>PU8k</sub>	Pull-up impedance	7.4	9	11	kΩ	-
R <sub>PD8k</sub>	Pull-down impedance	7.1	8.9	11	kΩ	-

Table 2-6 describes the DC electrical specifications in DDR3 mode.



**Table 2-6** DC electrical specifications in DDR3 mode (VDDIO\_DDR = 1.5 V)

Symbol	Parameter	Min	Тур	Max	Unit
VDDIO_D DR	Interface voltage	1.425	1.5	1.575	V
Vref	Reference voltage	0.49 x VDDIO_DD R	0.5 x VDDIO_D DR	0.51 x VDDIO_DDR	-
VTT	Termination voltage	Vref – 40 mV	Vref	Vref + 40 mV	mV
$V_{\mathrm{IH(DC)}}$	High-level input voltage	Vref + 0.1	-	VDDIO_DDR + 0.3	V
$V_{\rm IL(DC)}$	Low-level input voltage	-0.3	-	Vref – 0.1	V
V <sub>OH</sub>	High-level output voltage	0.8 x VDDIO_DD R	-	(1 + 0.1) x VDDIO_DDR	V
V <sub>OL</sub>	Low-level output voltage	0	-	0.2 x VDDIO_DDR	V
R <sub>ON</sub>	Output impedance	34	-	80	Ω

Table 2-7 describes the alternating current (AC) electrical specifications in DDR3 mode.

**Table 2-7** AC electrical specifications in DDR3 mode (VDDIO\_DDR = 1.5 V)

Symbol	Parameter	Min	Max	Unit
V <sub>IH(AC)</sub>	High-level input voltage	Vref + 0.15	VDDIO_DDR + 0.3	V
V <sub>IL(AC)</sub>	Low-level input voltage	-	Vref – 0.15	V
V <sub>OH</sub>	High-level output voltage	VTT + 0.1 x VDDIO_DDR	-	V
V <sub>OL</sub>	Low-level output voltage	-	VTT – 0.1 x VDDIO_DDR	V

# 2.5 Power-On and Power-Off Sequences

Note the following:

- Turn on the 3V3\_Standby, 1.1 V, 3V3\_MOS, and 1.5 V power supplies in sequence. The power-on process must be complete within 60 ms.
- Turn off the low voltage power and then the 3.3 V power.


# **3** Schematic Diagram Design Recommendations

# 3.1 Small System

# 3.1.1 Clocking Circuit

The system clock can be generated by combining the internal feedback circuit of Hi3796M V100 with an external 24 MHz crystal oscillator circuit. The frequency deviation of the crystal oscillator must be less than or equal to 30 ppm. Figure 3-1 shows the recommended connection mode of the crystal oscillator.

Figure 3-1 Recommended connection mode of the crystal oscillator





### **CAUTION**

The crystal capacitor must match the external capacitor to GND and the PCB trace capacitor in capacitance.

The system clock can also be generated directly by using the external crystal oscillator clock circuit and input over the XIN pin.

# 3.1.2 Reset and Watchdog Circuits

Hi3796M V100 integrates a power-on reset (POR) circuit, which internally connects to watchdog signals. No external reset circuit is required.

# 3.1.3 JTAG Debug Interface


The Hi3796M V100 JTAG interface complies with the IEEE1149.1 standard. PCs can connect to the Realview-ICE simulator over this interface for debugging the chip. Table 3-1 describes the signals of the JTAG debug interface.

Table 3-1 Signals of the JTAG debug interface

Signal	Description	
TCK	JTAG clock input, internal pull-down. You are advised to connect this signal to a pull-down resistor on the board.	
TDI	JTAG data input, internal pull-up. You are advised to connect this signal to a pull-up resistor on the board.	
TMS	JTAG mode select input, internal pull-up. You are advised to connect this signal to a pull-up resistor on the board.	
TRSTN	JTAG reset input, internal pull-down. When the chip works properly, you are advised to connect this signal to a pull-down resistor on the board. When the debugging simulators (such as the Realview-ICE) are connected through the JTAG interface, it is recommended that a pull-up resistor be connected on the board.	
TDO	JTAG data output. You are advised to connect this signal to a pull-up resistor on the board.	

Figure 3-2 shows the JTAG connection mode and standard connector pins.

Figure 3-2 JTAG connection mode and standard connector pins



Hi3796M V100 can work in normal mode or test mode by configuring the FUNC\_SEL pin, which is pulled down internally by default. For details, see Table 3-2.

Table 3-2 FUNC SEL pin configuration

FUNC_SEL	Description
0	Hi3796M V100 works in normal mode. In this case, you can debug the chip over the JTAG interface. This mode is the default mode.
1	Hi3796M V100 works in test mode. In this case, the design for testability (DFT) test or board interconnection test can be performed.

# 3.1.4 System Configuration Circuit for Hardware Initialization

Hi3796M V100 has an embedded quad-core Cortex A7 CPU and can boot from the NAND flash, SD card, or eMMC. The NAND flash memories with various specifications are supported. The option to boot from the NAND flash, SD card, or eMMC during hardware initialization depends on the signals described in Table 3-3, which are configured by connecting pull-up and pull-down resistors on the board.

Table 3-3 Description of hardware configuration signals

Signal	Direction	Description	
JTAG_SEL	I	JTAG pin multiplexing control signal	
		0: The JTAG pin multiplexing depends on pin multiplexing registers.	
		1: JTAG pins are multiplexed as the JTAG function, and pin multiplexing registers do not take effect.	
BOOTSEL1/BO OTSEL0	I	Type of the memory from which the system boots, valionly during power-on  {BOOT_SEL1, BOOT_SEL0}  00: reserved  01: NAND flash  10: SD  11: eMMC	

### 3.1.5 DDR Circuit

### 3.1.5.1 DDRC Interface

The Hi3796M V100 DDRC supports the DDR3 SDRAM standard interface and the interface level standard is SSTL-15. The DDRC has the following features:


• Provides one DDRC interface, one DDR SDRAM CS, one ODT, and two groups of CKs; supports the 32-bit or 16-bit data bus; supports the 16-bit address bus at the maximum.

- Supports two mainstream 16-bit DDR3 SDRAMs with maximum 1 GB (4 Gbits x 2 = 8 Gbits = 1 GB) capacity, four mainstream 8-bit DDR3 SDRAMs with maximum 2 GB (4 Gbits x 4 = 16 Gbits = 2 GB) capacity, and 800 MHz bus frequency.
- Supports write leveling for the DDR3 SDRAM A/C signal and DDRC CK signal. The A/C signal supports the 2T mode.
- Supports various low-power modes such as the power-down mode and self-refresh mode.
- Supports the DDR3L, that is, supports the 1.35 V voltage for the DDR3L.

### 3.1.5.2 DDR Topology

Figure 3-3 and Figure 3-4 show the typical topology of connecting Hi3796M V100 to external DDR3 SDRAMs.

Figure 3-3 T-shape topology of connection between Hi3796M V100 and DDR3 SDRAMs



Hi3796M V100 DDR DQ[31:0] DQ[31:0] DDR\_DQS[3:0] DDR\_DM[3:0] DDR3 DDR3 DDR3 DDR3 **SDRAM SDRAM SDRAM SDRAM** DQ[7:0] CK DQ[15:81|CK DQ[23:16]|CK DQ[31:24] CK CK# CK# CK# DQ[7:0] DQ[7:0] DQ[7:0] DQ[7:0] DQS DQS DQS DQS DM DM DM DM VTT DDR\_CS0\_N DDR\_CLK0\_P DDR\_CLK0\_N DDR\_CKE DDR RAS N DDR\_CAS\_N DDR\_WE\_N DDR\_ODT0 (CLK, CKE, RAS, CAS, WE, BAx, Ax, ODT0, Reset, DDR\_CS0\_N) DDR BA[2:0] DDR\_A[15:0] DDR\_RESET\_N

Figure 3-4 Fly-by topology of connection between Hi3796M V100 and DDR3 SDRAMs

# 3.1.5.3 Design Recommendations for Matched Modes

### Bidirectional DQ, DQS, and DM Signals

In the connection between Hi3796M V100 and DDR SDRAMs, the point-to-point topology is used for the DQ, DQS\_P/DQS\_N, and DM signals. Table 3-4 describes the recommended topology design.

**Table 3-4** Recommended topology design for the DQ, DQS\_P/DQS\_N, and DM signals


Signal	Connection Mode	
DQx	The signal is directly connected.	
DQSx_P/N	The signal is directly connected.	
DM	The signal is directly connected.	

### **Differential Clocks**

In the connection between Hi3796M V100 and DDR SDRAMs, the one-drive-two or one-drive-four topology can be used for the differential signals DDR CLK N and DDR CLK P.

The 4-layer PCB design uses the one-drive-two or one-drive-four fly-by topology. The VTT power is required for the one-drive-four topology but not the one-drive-two topology. In the one-drive-four topology, one pair of clock signals drives four 8-bit DDRs. Two 51  $\Omega$  pull-up resistors are connected at the load end to VTT, as shown in Figure 3-5.

**Figure 3-5** One-drive-four fly-by topology for the differential signals DDR\_CLK\_N and DDR\_CLK\_P



### **Address Signals and Control Signals**

- In the one-drive-two fly-by topology, the ADDR, ODT, and CSN signals drive two 16-bit DDRs. VTT is not required at the terminal end.
- In the one-drive-four fly-by topology, the ADDR, ODT, and CSN signals drive four 8-bit DDRs. The 51  $\Omega$  pull-up resistors are connected at the load end to VTT.

# 3.1.5.4 Component Selection Recommendations

The maximum working clock frequency for the DDR3 SDRAM of Hi3796M V100 is 800 MHz. The DDR SDRAMs are selected based on the *List of Components Compatible with Hi3796M V100*.

### 3.1.6 Flash Circuit

### 3.1.6.1 Interfaces

- The NAND interface connects to an external SLC or MLC NAND flash with maximum 32 GB capacity and supports the 4-bit, 8-bit, 24-bit, 28-bit, 40-bit, or 64-bit ECC mode, randomization, and read retry functions. When the MLC NAND flash is used, a power-off protection circuit for the MLC NAND flash is recommended. For details, see the HiSilicon reference design.
- The SDIO interface connects to an external SD card or eMMC and supports the eMMC 4.41 interface protocol.
- The NAND flash, eMMC, and SD card share a set of pins. Therefore, you can connect the chip to only one type of memory.

# 3.1.6.2 Signal Processing

### **NAND Flash Interface**

The NAND flash interface supports the 8-bit SLC or MLC NAND flash. Table 3-5 describes the recommended pull-up/-down connection design for the NAND flash interface.

Table 3-5 Recommended pull-up/-down connection design for the NAND flash interface

Signal	Internal Pull-up/Pull- down	Connection Mode
DQ[0:7]	N/A	The signal is directly connected.
NF_RDY/NF_CSN	8 kΩ pull-up	The signal is directly connected.
NF_WEN/NF_REN	N/A	The signal is directly connected.
NF_CLE/NF_ALE	N/A	The signal is directly connected.

### eMMC Flash Interface

The eMMC flash interface supports the component that complies with the eMMC 4.41 protocol. Table 3-6 describes the recommended pull-up/-down connection design for the eMMC flash interface.

Table 3-6 Recommended pull-up/-down connection design for the eMMC flash interface

Signal	Internal Pull- up/Pull-down	Connection Mode
SDIO1_CLK	N/A	For the 3.3 V I/O, the signal connects to a 0 $\Omega$ resistor in series; for the 1.8 V I/O, the signal connects to a 22 $\Omega$ resistor in series.
SDIO1_CMD	N/A	The signal is directly connected. It connects to a 47 k $\Omega$ pull-up resistor and then to eMMC_VDD.
SDIO1_DQ[7:0]	N/A	The signal is directly connected. It connects to a 47 k $\Omega$ pull-up resistor and then to eMMC_VDD.
SDIO1_CWPR/CC MD_ODPULLUP_ EN	N/A	The signal is directly connected.
SDIO1_PWREN_E N/CARD_DETECT	N/A	The signal is directly connected.

### **SD Card Interface**

Table 3-7 describes the recommended pull-up/-down connection design for the SD card interface. The SD card interface supports the SDIO 3.0 1.8 V mode. The LDO is integrated in

the chip. This interface connects to pull-up resistors and then to the LDO for output. For details, see the HiSilicon reference design.

Table 3-7 Recommended pull-up/-down connection design for the SD card interface

Signal	Internal Pull- up/Pull-down	Connection Mode
SDIO1_CLK	N/A	The signal connects to a 22 $\Omega$ resistor in series.
SDIO1_CMD	N/A	The signal is directly connected. It connects to a 47 k $\Omega$ pull-up resistor and then to SD_VDD.
SDIO1_DQ[3:0]	N/A	The signal is directly connected. It connects to a 47 k $\Omega$ pull-up resistor and then to SD_VDD.
SDIO1_CWPR/ CARD_DETECT	N/A	The signal connects to a 47 k $\Omega$ pull-up resistor and then to SD_VDD.
SDIO1_PWREN_EN	N/A	The signal is directly connected.

## 3.2 Power Supply

■ NOTE

For details about the system power supply design, see the schematic diagram of the Hi3796M V100 demo board.

## 3.2.1 CPU/Core Power Supply

Hi3796M V100 uses independent CPU and core power supplies (pin name: VDD\_CPU and VDD) and supports adaptive voltage scaling (AVS) and dynamic voltage and frequency scaling (DVFS). The CPU and core are supplied by the independent DC-DC/power management unit (PMU). For details about the decoupling circuits of VDD\_CPU and VDD, see the schematic diagram of the Hi3796M V100 reference design.

### 3.2.2 I/O Power Supply

The I/O power pins DVDD33 are connected to the 3.3 V digital power. A 100 nF decoupling capacitor is connected close to the power pin for every two to three DVDD33 pins. For details, see the Hi3796M V100 reference design.


## 3.2.3 DDR Power Supply


The DDR power supply is designed as follows:

- The Hi3796M V100 DDRC and its interfaces comply with the DDR3 SSTL-15 level standard. The Vref circuit is integrated to generate the reference voltage VDDIO DDR/2.
- The internal clock of the Hi3796M V100 DDR PHY is generated by an independent PLL.
  The PLL requires independent power supply (pin name: AVDD\_DDRPLL), which is
  implemented by isolating AVDD\_DDRPLL from the 3.3 V digital power using
  electromagnetic interface (EMI) beads. A 100 nF ceramic filter capacitor is connected

- close to each DDR PLL pin, and at least one 1  $\mu$ F grounded filter capacitor is connected to the DDR PLL power supply. For details, see the Hi3796M V100 reference design.
- The Hi3796M V100 DDR power pins VDDIO\_DDR/VDDIO\_CK\_DDR connect to the DDR digital power. The Hi3796M V100 DDR PHY must use the same power supply design with all connected DDR SDRAMs. A 100 nF ceramic filter capacitor is connected for every one or two power pins close to the power pin, and at least one 10 μF grounded filter capacitor is connected to each DDR power supply. For details, see the Hi3796M V100 reference design.
- You are advised to design an independent DC-DC circuit on the board to supply power to the DDR3 SDRAM and the Hi3796M V100 DDR PHY. The VDDIO\_DDR/2 voltage is supplied to the Vref pins of the DDR3 SDRAM by using 1 kΩ±1% voltage divider resistors. A 100 nF decoupling capacitor is connected close to each power pin and reference power pin. Independent Vref circuits are provided for VREFDQ and VREFCA on the DDR SDRAM.

Figure 3-6 shows the reference design of the DDR3 voltage-divider circuit.





## 3.2.4 PLL Power Supply

The PLL analog power pins are AVDD33\_PLL and AVDD11\_PLL, which must be isolated by using EMI beads on the board. Filter capacitors need to be connected close to the pins. For each power supply, a 1  $\mu$ F capacitor must connect to a 100 nF capacitor in parallel to compose a filtering circuit.

### 3.2.5 Standby Power Supply


The 3.3 V uninterruptible power is supplied to the DVDD33\_STANDBY pin on the board, and the power is not turned off when the system enters the standby mode. Hi3796M V100 integrates a 3.3-to-1.1 V low-dropout (LDO) regulator for supplying the 1.1 V power in

standby mode. You need to connect DVDD11\_STANDBY\_DECAP to an external 2.2  $\mu$ F capacitor and then to GND. The filter capacitor must be placed close to the pin.

## 3.2.6 Standby Circuit

The Hi3796M V100 system uses the passive standby mode. The system is divided into the always-on area and the power-off area. The power supplies of the two areas are independent. As shown in Figure 3-7, the power supply of the always-on area is provided by the power chip, and that of the power-off area is controlled by the STANDBY\_PWROFF signal using the MOS. In the passive standby design, the DDR data needs to be saved, and therefore the DDR cannot be powered off. However, the DDR data needs to be cleared and the DDR needs to be powered off during standby in some advanced secure CA design. The HiSilicon reference design, including the design of power consumption data, is based on the passive standby design.

Figure 3-7 Block diagram of the Hi3796M V100 board standby circuit



#### 3.2.7 Precautions

Ensure that the output voltage of each power supply meets the requirements when ripples and noises occur. For details about the power supply requirements of each module, see chapter 2 "Electrical Specifications."

## 3.3 Peripheral Interfaces

#### 3.3.1 SDIO Interface

Hi3796M V100 provides one SDIO controller that supports the SDIO 3.0 protocol.

- The independent 3.3 V power supply is used, which shares the power supply domain with the 3.3 V I/O.
- The LDO is integrated. The SDIO\_DVDD18\_DECAP pin connects to an external 2.2 μF filter capacitor and then to GND to provide the 1.8 V I/O level complying with the SDIO 3.0 protocol.

Table 3-8 describes the recommended mode for connecting SDIO signals.

**Table 3-8** Recommended mode for connecting SDIO signals

Signal	Connection Mode
SDIO0_CDATA[7:0]	The signal is directly connected. It connects to a 47 k $\Omega$ pull-up resistor and then to SDIO DVDD18 DECAP.
SDIO0_CCMD	The signal is directly connected. It connects to a 47 k $\Omega$ pull-up resistor and then to SDIO DVDD18 DECAP.
SDIO0_CCLK	For the 3.3 V I/O, the signal is directly connected. For the 1.8 V I/O, the signal connects to a 22 $\Omega$ resistor in series at the Hi3796M V100 end.
SDIO0_CARD_POW ER_EN	The signal is directly connected.
SDIO0_CARD_DET ECT	The signal is directly connected. It connects to a 10 k $\Omega$ pull-up resistor and then to 3V3_MOS.
SDIO0_CWPR	The signal is directly connected.

#### 3.3.2 Ethernet Ports

Hi3796M V100 integrates an FE PHY. The design recommendations are as follows:

- The FE\_TXN/P and FE\_RXN/P signals are routed in differential mode. The differential impedance is 100  $\Omega$ ±10%. The traces are parallel and have the same length, and the length of the traces on the board is shorter than 5 inches.
- FE REXT connects to a 10 k $\Omega$ ±1% pull-down resistor. The trace is as short as possible.
- AVDD33\_FE and AVSS\_FE are the 3.3 V analog power pin and GND pin. The AVDD33\_FE power voltage deviation must fall within ±5%. You are advised to isolate the 3.3 V FE analog power from the 3.3 V board digital power by using EMI beads. In addition, planes are recommended for reducing the parasitic effect, coupling noises, and power supply impedance. Filter capacitors are placed close to AVDD33\_FE and AVSS\_FE. AVSS\_FE can be short-circuited to the common VSS on the board.
- The 1.1 V FE LDO is integrated. AVDD11\_FE is the filter pin of the LDO, and it connects to an external 2.2 μF capacitor and then to GND.

It is recommended that a protective circuit for the FE PHY circuit be designed to implement ESD and surge protection. To prevent FE PHY traces from being affected by protective components, you are advised to design the PCB based on the following guidelines:

- Place the protective components between the transformer and PHY close to the transformer.
- Use TVS tubes as protective components. Ensure that the breakdown voltage is 8 kV and the breakdown time is less than 1 ns.

#### 3.3.3 USB Ports

#### **USB Power Supply**

Hi3796M V100 integrates three USB 2.0 host ports and one USB 3.0 port. The USB power supply pin is AVDD33\_USB01/2, and the GND pin is AVSS\_USB, corresponding to the 3.3 V power and GND. The design recommendations are as follows:

- AVDD33\_USB and AVSS\_USB are respectively the 3.3 V analog power pin and GND pin. The level deviation of AVDD33\_USB must be within ±5%. You are advised to isolate the 3.3 V USB analog power and 3.3 V board digital power by using EMI beads. In addition, planes are recommended for reducing the parasitic effect, coupling noise, and power supply impedance. Filter capacitors are placed close to AVDD33\_USB and AVSS\_USB pins. AVSS\_USB can be short-circuited to the common VSS on the board.
- USB2.0\_REXT connects to a 135  $\Omega\pm1\%$  resistor and then to VSS; USB3.0\_REXT connects to a 200  $\Omega\pm1\%$  resistor and then to VSS.
- The impedance deviation of each pair of USB differential traces must be  $90 \Omega \pm 10\%$ , and the spacing between Hi3796M V100 and the connector must be 5 inches or shorter.
- The total capacitance of parallel capacitors that connect to the external VBUS power supply line of a single USB unit must be greater than 100  $\mu$ F.

#### **USB Protective Circuit**

A protective circuit must be designed on the USB circuit to ensure electrostatic discharge (ESD) protection. To prevent USB traces from being affected by protective components, follow the following guidelines:

- Place the protective components close to the USB connector port.
- Use TVS tubes with low parasitic capacitance as protective components. Ensure that the breakdown voltage is 8 kV and the breakdown time is less than 1 ns.
- Ensure that the parasitic capacitors of the protective components are less than 2 pF.

#### 3.3.4 ADAC Interface

- The ADAC power pin AVDD33\_ADAC must be isolated from the digital power noises on the board by using EMI beads. A 1 μF filter capacitor is required close to the pin.
- The ADAC\_VREFDAC pin must connect to a 2.2 μF capacitor, which is placed close to the pin.

#### 3.3.5 VDAC Interface

#### **VDAC Power Supply**

The VDAC analog power supply pins are AVDD11\_VDAC and AVDD33\_VDAC, and the GND pin is AVSS\_VDAC. They must be isolated on the board as follows:

- It is recommended that the analog power AVDD33\_VDAC and AVDD11\_VDAC be isolated from the board core power and 3.3 V digital power respectively by using EMI beads. The filtering reference plane is the AVSS\_VDAC analog video GND. A filter capacitor is placed close to the power pin and AVSS pin.
- The analog video GND plane and the digital GND are combined to use the same GND plane.
- The level deviation of the 1.1 V and 3.3 V analog video power must be within  $\pm 5\%$ .

#### **VDAC** Interface

Hi3796M V100 provides one VDAC for outputting CVBS signals.

- VDAC REXT connects to a 12 k $\Omega$ ±1% resistor and then to AVSS VDAC.
- The VDAC power pin AVDD33\_VDAC must be isolated from noises on the board by using EMI beads, and the level deviation must be within  $\pm 5\%$ .

#### **VDAC Protective Circuit**

A protective circuit for the VDAC output port is required to implement ESD protection. You are advised to design the PCB based on the following guidelines:

- Place protective components close to the connector of the VDAC output port.
- Use TVS tubes or switch diodes as protective components.

#### 3.3.6 HDMI Interface

Hi3796M V100 provides one HDMI TX interface that supports the HDMI 1.4 protocol.

- The HDMI\_TX analog power AVCC11\_HDMITX and AVDD33\_HDMITX connect to the 1.1 V digital core power and 3.3 V I/O power. EMI beads are required on the board to isolate the HDMI\_TX analog power from the digital power noises. Filter capacitors must be placed close to the pins. AVSS connects to digital VSS. Ensure that AVSS is far away from high-frequency noises.
- The four groups of HDMI differential signals must be protected by the ESD components that are placed close to the HDMI. The recommended capacitance is 1 pF or smaller.
- The dedicated I<sup>2</sup>C signal for the HDMI supports the 3.3 V or 5 V I/O level.
- Anti-backflow design is required for the HDMI circuit. For details, see the schematic diagram of the Hi3796M V100 demo board.

#### 3.3.7 TSI Interface

Hi3796M V100 supports one parallel TSI or two 1-bit serial TSIs. Table 3-9 describes the recommended pin multiplexing. For details about the design, see the HiSilicon demo board.

Table 3-9 Recommended TSI connection

Pin	One 2-Bit Serial TSI	Two 1-Bit Serial TSI
N28	-	TSI0_D7
N27	-	TSI0_CLK
M26	-	TSI0_VALID
L28	-	GPIO0_7 (DEMOD0_RSTN)
L27	-	TSI1_D7
K28	-	TSI1_CLK
J27	TSI0_D1	TSI1_VALID
H26	TSI0_D0	TSI1_SYNC
G28	TSI0_CLK	GPIO1_3 (DEMOD0_SDA)
G27	TSI0_VALID	GPIO1_4 (DEMOD0_SCL)
C28	DEM_RST	DEM_RST (DEMOD1_RSTN)
D26	I2C0_SCL	I2C0_SCL (DEMOD1_SCL)
C27	I2C0_SDA	I2C0_SDA (DEMOD1_SDA)

#### 3.3.8 SCI Interface

Hi3796M V100 integrates one SCI interface for communicating with the SIM card. This interface supports the 3.3 V and 5 V SIM cards.

- The CLK signal supports the CMOS and OD output modes.
  - In OD output mode, the CLK signal must connect to a 560  $\Omega$  pull-up resistor.
  - In CMOS output mode, the CLK signal does not need to connect to a pull-up resistor.
     However, an external voltage adapter chip such as TDA8024 must be connected when a 5 V SIM card connects to the SCI.
- The DATA signal needs to connect to a 560  $\Omega$  pull-up resistor.

## 4 PCB Design Recommendations

## 4.1 Stack and Layout

#### 4.1.1 Stack

Hi3796M V100 uses the PBGA-573 package. Its body size is 23 mm x 23 mm (0.91 in. x 0.91 in.), and its ball pitch is 0.8 mm (0.03 in.). You are advised to design a 4-layer PCB with the following stack:

- Top layer: signal traces
- Inner layer 1: GND plane
- Inner layer 2: power plane
- Bottom layer: signal traces

Note the following when designing a 4-layer PCB:

- Place components at the top layer, route signal traces at the top layer and bottom layer, and place filter capacitors with small capacitance at the bottom layer.
- Use wide traces to connect power pins.
- Ensure that inner layer 1 is a complete GND plane.
- The recommended via diameter is 8 mils and the trace width is 5 mils.

The PCB material is FR-4, the PCB thickness is 1.2 mm (0.05 in.), and the copper foil thickness is 1 oz.

#### 4.1.2 Fanout

Figure 4-1 shows the fanout.



Figure 4-1 PBGA-573 fanout

## 4.2 PCB Design Recommendations for the Small System 4.2.1 Power Supplies for the Small System

## Core/CPU Power Supply

You are advised to place the core/CPU power supply near the chip power input area and design power planes on the PCB to shorten the routing traces. Note that the narrowest trace for the core/CPU power must support the flow of 3 A current. It is recommended that a decoupling capacitor connect to every one or two pins and be placed close to the pins, and capacitors with different capacitance be evenly placed. Punch as many vias as possible for power and GND traces to ensure coupling of the top layer, power supply, and GND.

The AVS/DVFS control circuits must be designed according to the Hi3796M V100 reference design. When DC-DC is used, the resistor-capacitor circuit (RC) in the DC-DC adjustment

circuit of VDD\_CPU and VDD\_CORE needs to be placed near the master chip, and the traces must be surrounded with GND traces.

For details, see the Hi3796M V100 reference design.

#### **DDR Power Supply**

The  $V_{REF}$  power supplies of the DDR3 SDRAM must be isolated from other power supplies by using 20 mils or wider traces and surrounding the  $V_{REF}$  traces with GND traces. In addition, a decoupling capacitor must be connected for every one or two power pins close to the pins. The DDR3 SDRAM power pins VDD and VDDIO must be connected on the same power network as the DDR VDDIO\_ DDR power pin of Hi3796M V100. A decoupling capacitor must be connected for every one or two power pins close to the pins, and decoupling capacitors with different capacitance need to be evenly placed.

The design recommendations for the  $V_{\text{REF}}$  are as follows:

- According to the SSTL-15 standard, the noise of the V<sub>REF</sub> cannot be greater than ±1% of
  the V<sub>REF</sub> level. To reduce the noise, ensure that the V<sub>REF</sub> traces are as wide as possible. In
  addition, you are advised to route the V<sub>REF</sub> traces at the power layer over a copper plane.
  This copper plane cannot be used as the reference plane for routing signal traces.
- A decoupling capacitor must connect to each V<sub>REF</sub> pin. The V<sub>REF</sub> traces must be as wide as possible and 20–25 mils away from other signal traces.

The VTT traces of DDR3 SDRAM must be routed on stripe copper planes close to the DDR3 SDRAM, and capacitors with different capacitance are evenly placed on the copper planes.

For details, see the Hi3796M V100 reference design.

#### 4.2.2 Clock and Reset Circuits

#### Clock

The Hi3796M V100 PLL power supplies are AVDD11\_PLL and AVDD33\_PLL, and its GND is AVSS\_PLL. You are advised to design the PCB based on the following guidelines:

- AVDD33\_PLL is the 3.3 V PLL power supply. You are advised to isolate it from the 3.3 V digital power supply on the board by using EMI beads. The level deviation of the 3.3 V power must be within ±5%.
- AVDD11\_PLL is the 1.1 V PLL power supply. You are advised to isolate it from the 1.1 V digital power supply by using EMI beads. The level deviation of the 1.1 V power must be within ±5%.
- VSS\_PLL is the reference GND of the PLL circuit. The decoupling capacitors of AVDD33\_PLL and AVDD11\_PLL must use VSS\_PLL as the reference GND, and filter capacitors must be placed close to the pins.
- The system clock traces of the crystal oscillator circuit must be 1000 mils or shorter, and be surrounded with GND traces.

#### Reset

The reset circuit is not required on the board due to embedded POR circuit.

### 4.2.3 DDR Signals

The Hi3796M V100 DDR supports the maximum frequency of 800 MHz or 1600 MHz. Signal integrity (SI) and power integrity (PI) simulations of the DDR routing are strictly carried out, and DDR routing reference for different application scenarios is provided. You must design the DDR routing by completely following the HiSilicon Hi3796M V100 reference design.

Route DDR traces on a PCB based on the following guidelines:

- All the DDR3 SDRAM signal traces must be routed at the layers close to the GND plane. Do not route the signal traces by crossing the power and GND plane splits. Ensure that the reference planes are complete when routing all the DDR signal traces.
- To ensure a good signal return path and reduce coupling of different reference layers, punch vias around signal traces and changed layers, connect the punched vias to GND, and place capacitors around the vias.
- Ensure that signal traces are as short as possible. Minimize the use of vias to ensure the impedance continuity of traces.
- If resistor networks are used, ensure that the signals from the same resistor network belong to the same DDR signal group. Never route DQS traces and address or control signal traces on the same resistor network.
- Ensure that the spacing between adjacent signal traces is 2–3 times the trace width according to the 3W rule.
- Route clock signal traces far away from the data and address buses.
- Route the address signal traces far away from data signal traces.
- Ensure that DDR3 SDRAM signal traces are surrounded with GND traces and at least 20 mils away from a non-DDR3 signal trace.
- Connect a decoupling capacitor to each V<sub>REF</sub> pin. Ensure that the trace to each V<sub>REF</sub> pin is as wide as possible and 20–25 mils away from other signal traces.

## 4.2.4 Flash Signals

#### NAND Flash

You are advised to avoid crossing the power and GND plane splits and maintain complete power and GND reference planes when you route signal traces to reduce signal reflection. The impedance of the transmission line must be  $50 \Omega \pm 10\%$ .

Route the NAND flash signal traces on a PCB based on the following guidelines:

- Route the signal traces at the layers close to the GND plane. Never route signal traces across the power and GND plane splits. Ensure that signal traces have a complete reference GND plane.
- To ensure a smooth signal current return path, punch vias around signal traces and changed layers, and connect the vias to GND.
- Ensure that signal traces are as short as possible, and minimize the use of vias to ensure the impedance continuity of traces.
- Ensure that the spacing between adjacent signal traces is 2–3 times the trace width.
- Ensure that all data signal traces have the same length.

Table 4-1 describes the recommended mode for connecting NAND flash signals.

#### Hi3796M V100 Intelligent Network Terminal Media Processor Hardware User Guide

Table 4-1 Recommended mode for connecting signals of a single NAND flash

Signal	Connection Mode
NF_RDY/NF_CSN/NF_ CLE/NF_ALE/DQ[0:7]	The impedance is 50 $\Omega$ and the trace must be shorter than 4 inches.
NF_WEN/NF_REN	The impedance is 50 $\Omega$ and the trace must be shorter than 2.5 inches.

#### eMMC Flash/SD

The routing design for eMMC/SD signals is similar to that for NAND flash signals. Table 4-2 describes the recommended mode for connecting eMMC signals.

Table 4-2 Recommended mode for connecting eMMC signals

Signal	Connection Mode
SDIO1_CLK	The impedance is 50 $\Omega$ and the trace must be shorter than 4 inches.
SDIO1_CMD	The impedance is 50 $\Omega$ and the trace must be shorter than 4 inches.
SDIO1_DQ[7:0]	The impedance is 50 $\Omega$ and the trace must be shorter than 4 inches.

## 4.3 PCB Design Recommendations for Typical Peripheral Interfaces

#### 4.3.1 SDIO Interface

You are advised to avoid crossing the power and GND plane splits and maintain complete power and GND reference planes when you route signal traces to reduce signal reflection. Route SDIO signal traces on a PCB based on the following guidelines:

- Route the signal traces at the layers close to the GND plane. Never route signal traces across the power and GND plane splits. Ensure that signal traces have a complete reference GND plane.
- To ensure a smooth signal current return path, punch vias around signal traces and changed layers, and connect the vias to GND.
- Ensure that signal traces are as short as possible, and minimize the use of vias to ensure the impedance continuity of traces.
- Ensure that the spacing between adjacent signal traces is 2–3 times the trace width.
- Ensure that all data signal traces have the same length.
- Place the 2.2 μF filter capacitor close to the SDIO DVDD18 DECAP pin.

Table 4-3 describes the recommended mode for connecting SDIO signals.

<b>Table 4-3</b> Recommended mode for connecting states and the states of the states are the states and the states are the states and the states are the states a	SDIO	signals
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------	---------

Signal	Connection Mode
SDIO_CCMD /SDIO_CDATA[0:3]	The impedance is 50 $\Omega$ and the trace must be shorter than four inches.
SDIO_CCLK	The impedance is 50 $\Omega$ and the trace must be shorter than five inches.

#### FE PHY

The following requirements must be met to ensure good signal quality:

- The FE PHY data signals FE TXN/P and FE RXN/P are routed in differential mode.
- Each pair of differential data traces has the same length and even spacing, and the impedance is  $100 \Omega \pm 10\%$ .
- The differential traces must be routed far away from clock components such as the clock resonator, clock oscillator, and clock drive.

You are advised to route the FE PHY data signals based on the following guidelines:

- Place the  $10 \text{ k}\Omega$  REXT resistors close to the chip pins.
- Ensure that the differential data traces are short and straight, and each pair of differential traces has the same length.
- Ensure that the width of differential data traces is constant.
- Ensure that the spacing between adjacent differential data traces is constant. Route traces on the routing planes close to the GND plane, and do not change a routing plane.
- Route differential data traces by referencing complete GND planes and do not cross the plane splits. Ensure that differential traces are surrounded with GND traces.
- Minimize the use of vias and corners when routing differential data traces. When corners are required, use arcs or 45° turns rather than a 90° turn, reducing signal reflection and impedance variance.
- Ensure that there is no branch on differential data traces.
- Keep the differential data traces more than 50 mils away from other high-speed periodic signals and strong current signals to reduce crosstalk. Keep the differential data traces at least 20 mils away from low-speed non-periodic signals.

#### 4.3.2 USB Ports

The following requirements must be met to ensure good signal quality:

- The data traces of the USB port are routed in differential mode.
- The differential data traces have the same length and even spacing.
- The impedance deviation of each USB differential trace is 90  $\Omega \pm 10\%$ .
- The differential traces are routed far away from clock components such as the clock resonator, clock oscillator, and clock drive.
- Each USB trace must be shorter than or equal to 5 inches.



You are advised to design the PCB routing based on the following guidelines to provide the 480 MHz/s USB 2.0 port and 5 Gbit/s USB 3.0 port:

- Place the REXT resistors close to the chip pins.
- Ensure that the differential data traces are short and straight, and each pair of differential traces has the same length.
- Ensure that the width of differential data traces is constant.
- Ensure that the spacing between adjacent differential data traces is constant. Route traces on the routing planes close to the GND plane, and do not change a routing plane.
- Route differential data traces by referencing complete GND planes and do not cross the plane splits.
- Minimize the use of vias and corners when routing differential data traces. When corners are required, use arcs or 45° turns rather than a 90° turn, reducing signal reflection and impedance variance.
- Ensure that there is no branch on differential data traces.
- Keep the differential data traces more than 50 mils away from other high-speed periodic signals and strong current signals to reduce crosstalk. Keep the differential data traces at least 20 mils away from low-speed non-periodic signals.

#### 4.3.3 ADAC Interface

To ensure the output audio quality of the ADAC, design the PCB routing based on the following guidelines:

- Connect a 2.2  $\mu$ F filter capacitor to the audio  $V_{REF}$  in parallel close to the ADAC VREFDAC pin.
- Route the ADAC output signals based on the 3W rule.
- Do not use the analog video GND plane as the reference plane for other signal traces.
- When corners are required, use arcs or 45° turns rather than a 90° turn to reduce signal reflection.

#### 4.3.4 VDAC Interface

To ensure the output video quality of the VDAC, design PCB routing based on the following guidelines:

- Connect the VDAC output end to an external 75  $\Omega$  resistor in series close to Hi3796M V100 to reduce VDAC drive inductive reactance.
- Place the analog video filtering circuit close to Hi3796M V100.
- Place the external 12 k $\Omega$  calibration resistor for the VDAC output close to the VDAC REXT pin.
- Use a VDAC to drive only a single load. If you need to drive multiple loads to output multi-channel video signals, drives are recommended.
- Route all analog signal traces on the planes close to the analog video GND plane and do not change a routing plane.
- Do not use the analog video GND plane as the reference plane for other signal traces.
- When corners are required, use arcs or 45° turns rather than a 90° turn to reduce signal reflection.

#### 4.3.5 HDMI Interface

Hi3796M V100 has one HDMI output interface.

Table 4-4 describes the recommended mode for connecting HDMI signals.

Table 4-4 Recommended mode for connecting HDMI signals

Signal	Connection Mode
TMDS_CLK	The differential impedance is $100~\Omega$ and the trace must be shorter than 5 inches.
TMDS_DATA[2:0]	The differential impedance is $100~\Omega$ and the trace must be shorter than 5 inches.

#### Note the following:

- The four pairs of HDMI differential traces must be as short as possible and have the same length. The length deviation of each pair of differential traces should be within 10 mils, and the length deviation between each pair of differential traces should be within 50 mils.
- The impedance of each pair of differential traces must be within  $100 \Omega$ .
- Route the four pairs of differential traces at the top layer and do not change the layer or punch vias.
- Do not cross power and GND plane splits when routing the four pairs of differential traces. Ensure that there is a complete current return plane beneath.
- Route the four pairs of differential traces far away from each other and surround each pair with GND traces.
- Never route 90°-turn or T-shaped traces.
- If there are vias besides HDMI traces, connect the vias to GND and fan the HDMI traces out through GND vias. In addition, punch a GND via next to the signal vias to ensure an even and continuous current return path.
- Use TVS tubes with less than 0.8 pF capacitance for the HDMI protective circuit.

#### 4.3.6 TSI Interface

Table 4-5 describes the recommended mode for connecting TSI signals.

**Table 4-5** Recommended mode for connecting TSI signals

Signal	Connection Mode
TSI_D[7:0]/TSI_VALID/TSI_SYNC	The impedance is 50 $\Omega$ and the trace must be shorter than 6 inches.
TSI_CLK	Serial clock: The impedance is $50 \Omega$ , a $50 \Omega$ resistor is connected in series at the component end, and the trace must be shorter than 6 inches.

#### 4.3.7 SCI Interface

Table 4-6 describes the recommended mode for connecting SCI signals.

Table 4-6 Recommended mode for connecting SCI signals

Signal	Connection Mode
SIM_DATA (OD)	The impedance is 50 $\Omega$ and the trace must be shorter than 3.5 inches. This signal connects to a 560 $\Omega$ pull-up resistor.
SIM_CLK (OD)	The impedance is 50 $\Omega$ and the trace must be shorter than 3.5 inches. This signal connects to a 560 $\Omega$ pull-up resistor.
SIM_CLK (CMOS)	The impedance is 50 $\Omega$ and the trace must be shorter than 7 inches. A 33 $\Omega$ resistor is connected in series at the source end.

#### 4.3.8 Others

#### **PCB Signal Integrity Simulation**

By using the board-level simulation tools, the PCB designers can simulate and analyze signal integrity based on the input/output buffer information specification (IBIS) models of the Hi3796M V100 interfaces, IBIS models of interconnected components, transmission line models, and board topologies. Based on the simulation results, PCB designers can adjust the typologies to meet the signal quality requirements in overshoot, undershoot, ringing, monotonicity, and others.

#### Note

If a clock signal trace connects to multiple loads, ensure good signal quality especially signal edge monotonicity regardless of the frequency.

## 5

## **Thermal Design Recommendations**

## 5.1 Rated Operating Environment

Table 5-1 describes package thermal resistance of Hi3796M V100.



#### CALITION

The thermal resistance is provided in compliance with the JEDEC JESD51-2 standard. The actual system design and environment may be different.

Table 5-1 Package thermal resistance design

Parameter	Symbol	Min	Тур	Max	Unit
Rated ambient temperature	$T_{A}$	-20	-	70	°C
Rated temperature	$T_{JMAX}$	-	None	125	°C
Junction-to-ambient thermal resistance	$\theta_{\mathrm{JA}}$	-	23	-	°C/W
Junction-to-board thermal resistance	$\theta_{ m JB}$	-	9.62	-	°C/W
Junction-to-case thermal resistance	$\theta_{ m JC}$	-	5.53	-	°C/W
Junction-to-top center of case thermal resistance	$\Psi_{ m JT}$	-	-	-	°C/W

The thermal resistance in the table is reference values assuming that no heat sinks are installed on a multi-layer PCB. The actual thermal resistance varies according to the design, size, thickness, material, and other physical factors of the PCB.

Table 5-2 describes recommended operating environment parameters.

T 11 = A	D 1 1	. •	• .	
	Dagammandad	anaratina	anturanmant	noromotora
Table 5-4	Recommended	ODCIALING	CHAHOHHCH	Datameters

Parameter	Symbol	Min	Тур	Max	Unit
Ambient temperature	$T_A$	0	25	55	°C
Temperature after long- term working	$T_{ m JMAX}$	-	-	125	°C

## 5.2 Reference Design for Heat Dissipation

#### Classification of Common Heat Sinks

Heat sink materials include aluminum alloy, copper alloy, aluminum-copper alloy, and ceramics.

Heat sink technologies include aluminum extrusion, cutting, bonding, casting, and mechanical lamination.

#### Recommendations for Heat Sink Materials and Technologies

The aluminum alloy heat sink is recommended because of its low cost. The following are the recommendations for heat sink technologies:

- The extruded heat sink outperforms the cast aluminum heat sink. 25–30% of the cast aluminum heat sink is aluminum, and the remaining is carbon and alloy. 70–80% of the extruded heat sink is aluminum, and the remaining is carbon and alloy. Therefore, the cast aluminum heat sink offers lower heat dissipation efficiency than the extruded heat sink
- The black aluminum heat sink provides 3–8% higher heat dissipation efficiency than the silvery white one in natural environments, because the black outperforms the silver in thermal radiation.
- Common heat sinks are black and are processed by anodic oxidation.

To sum up, the aluminum alloy heat sink with the black surface and processed by anodic oxidation is recommended.

#### **Heat Sink Size**

The thermal resistance of the aluminum heat sink is calculated as follows:

$$R = 1/(h \times A)$$

#### where:

- **A** indicates the superficial area of the heat sink.
- **h** indicates the heat dissipation coefficient that depends on the temperature difference, wind speed, and material, thickness, and density of the heat sink.

A greater heat sink superficial area means a smaller thermal resistance. The following data is inferred (assume that the heat sink is 2 mm thick):

Superficial Area (cm²)	Thermal Resistance (°C/W)
500	2.0
250	2.9
100	4.0
50	5.2
25	6.5

The thermal resistance of the heat sink required by Hi3796M V100 is calculated as follows:

$$Rsa = (Tj - Ta)/Q - (Rjc + Rcs)$$
 (formula 1)

- Tj: indicates the highest junction temperature (125°C) supported by Hi3796M V100.
- Ta: indicates the maximum ambient temperature (55°C) for long-term working.
- Q: indicates the power consumption (3.5 W) of Hi3796M V100.
- Rsa: indicates the thermal resistance of the heat sink (taking the wind speed into account).
- Rcs: indicates the thermal resistance (for example, 5°C/W) of heat-conducting media such as the thermal conductive adhesive.
- Rjc: indicates the package thermal resistance of Hi3796M V100 (4.1°C/W).

After the required thermal resistance of the heat sink is calculated by using formula 1, the superficial area of the heat sink can be obtained based on the preceding mapping between the superficial area and the thermal resistance.

For the Hi3796M V100:

- Rjc = 4.1°C/W
- $T_i = 125$ °C

Assume that the ambient environment is 55°C, the STB temperature increases by 15°C (reference value), and Hi3796M V100 uses the thermal conductive adhesive with 5°C/W thermal resistance. The heat sink size can be calculated by using formula 1 as follows:

Rsa = (125 - 55 - 15)/3.5 - (4.1 + 5) = 6.6°C/W (The maximum power consumption indicated by Q is used here.)

Based on the preceding data, the heat sink with the superficial area of 25 cm<sup>2</sup> or greater meets the heat dissipation requirement of Hi3796M V100 with 4-layer PCB design.

#### M NOTE

The preceding specifications are for reference only. You need to select heat sinks based on the board design.

#### **Recommended Thermally Conductive Materials**

Table 5-3 describes recommended thermally conductive materials.

Table 5-3 R	Recommended	thermally	conductive	materials
-------------	-------------	-----------	------------	-----------

Mode of Fixing Heat Sinks	Model	Thermal Conductivity Coefficient (w/m x k)	Ambient Temperature (°C)	Colloid Type	Insulation (V/mil)	Flame Retardance	Bearing Capacity (g)
Mechanical fixing	GF2000	2	-60 to +200	Silicone rubber	500	UL9V0	None
Non- mechanical fixing	Locotite 315	0.808	None	Acrylic resin	6000	UL9V2	None

#### Relationship Between the Fixing Mode and Heat Sink Mass

The fixing mode of the heat sink depends on the heat sink mass. You are advised not to fix a large-mass heat sink by using the thermally conductive adhesive. Table 5-4 describes the relationship between the fixing mode and the heat sink mass. You can select the fixing mode based on the board design.

**Table 5-4** Relationship between the fixing mode and heat sink mass

Fixing Mode	Mass			
	m < 85 g	85 g ≤ m < 150 g	m ≥ 150 g	
Thermally conductive adhesive	√	-	-	
Push-pin buckle		-	-	
Spring and screw	-		$\checkmark$	
Dedicated metal buckle (non-preferable)	V	V	V	
Plastic holder (non- preferable)	V	-	-	

## 5.3 Reference Thermal Design for Circuits

## 5.3.1 Schematic Diagram

#### **Power Supplies**

Ensure that the efficiency of the board power tree is the highest as long as the power supplies are stable. To this end, design the board power supplies optimally and use fewer LDO components with large voltage difference to reduce the heat produced during power conversion.

The board supplies power to peripherals such as the USB device and SD card. You can retain the power supplies during design and shut down the power supplies when they are not used. The main ICs on the board must support the power-down mode.

Choose high-efficiency DC/DC circuits for power supplies that provide large currents. High-efficiency DC/DC circuits must be chosen for the core/CPU power supply and DDR because their working currents are large.

#### Low-Power Configurations for Idle Modules

Idle modules of Hi3796M V100 need to be set to the power-down mode or default mode.

#### SVB Control

Selective voltage binning (SVB) control is recommended for the core and CPU voltages of Hi3796M V100. That is, you can select an appropriate core voltage based on the actual chip technology to reduce power consumption.



#### **CAUTION**

Enable clock gating for Hi3796M V100 to reduce power consumption.

#### 5.3.2 PCB

#### **Component Layout**

Lay out components based on the product architecture and heat dissipation design:

- Evenly place the components that consume a large amount of power and produce much heat to avoid local overheating, which may affect the reliability and efficiency of components. Place Hi3796M V100 away from power supplies.
- Design the product architecture properly to ensure that the heat produced internally can be efficiently dissipated.

#### Routing

The routing recommendations are as follows:

- For the connection style of vias under the Hi3796M V100, select the full connection style but not the thermal connection style to improve the board heat dissipation efficiency.
- The GND signals and 1.1 V, 1.5 V, and 3.3 V power signals of Hi3796M V100 are connected over copper sheets. When the signal overcurrent capability is ensured, more vias on copper sheets are recommended.
- Increase the size of copper planes under and around the components that produce much heat to ensure that PCB heat can be effectively dissipated. Place inductors and power chips in a distributed manner and increase the size of copper planes around them.

## 6 Soldering Process Recommendations

#### 6.1 Overview

#### **Objective**

Define the zone temperatures in the surface mounting technology (SMT) phase.

#### **Application Scope**

HiSilicon Hi3796M V100

#### **Basic Information**

All HiSilicon products for customers comply with the restriction of the use of certain hazardous substances (RoHS) directive. In the part number format HixxxxRBC Vxxx, the letter R indicates RoHS. These products are lead-free. The lead-free technology and mixing technology are used in the reflow soldering of HiSilicon chips.

#### **Reflow Chart**

Note the following:

- HiSilicon chips: All HiSilicon chips for customers are lead-free RoHS-compliant products.
- Lead-free technology: A technology in which solder paste and all components (including the board, all ICs, capacitors, and resistors) are lead-free.
- Mixing technology: A technology in which lead solder pastes, lead-free BGAs, and lead ICs are used.

## 6.2 Requirements of Lead-Free Reflow Soldering

Figure 6-1 shows a lead-free reflow soldering curve.




Figure 6-1 Lead-free reflow soldering curve

Table 6-1 describes lead-free reflow soldering parameters.

**Table 6-1** Lead-free reflow soldering parameters

Zone	Duration	Heating Up Slope	Peak Temperature	Cooling Down Slope
Preheat zone (40–150°C or 104–302°F)	60–150s	≤ 2.0°C/s (≤ 35.6°F/s)	None	None
Soak zone (150– 200°C or 302– 392°F)	60–120s	<1.0°C/s (< 33.8°F/s)	None	None
Reflow zone (> 217°C or 423°F)	60–90s	None	230–260°C (446–500°F)	None
Cooling zone (Tmax to 180°C or 356°F)	None	None	None	1.0°C/s ≤ Slope ≤ 4.0°C/s (33.8°F/s ≤ Slope ≤ 39.2°F/s)

#### M NOTE

- Preheat zone: The temperate range is 40–150°C (104–302°F), the heating up slope must be about 2.0°C/s (36°F/s), and the zone duration must be 50–60s.
- Soak zone: The temperature range is 150–200°C (302–392°F), the heating up slope must be less than 1.0°C/s (34°F/s), and the zone duration must be 60–120s. Slow heating is required; otherwise, soldering is poor.
- Reflow zone: The zone temperature increases from 217°C (423°F) to Tmax, and then decreases from Tmax to 217°C (423°F). The zone duration must be 60–90s.
- Cooling zone: The zone temperature decreases from Tmax to 180°C (356°F). The cooling down slope must be within 4.0°C/s (39°F/s).
- The ambient temperate must increase from 25°C (77°F) to 250°C (482°F) within 6 minutes.



- The reflow soldering curve shown in Figure 6-1 is recommended. However, you can adjust it as required.
- Typically, the duration of the reflow zone is 60–90s. For the boards with great heat capacity, the
  duration can be extended to 120s. For details about the requirements on package thermal resistance,
  see the IPC/JEDEC J-STD-020D standard. For details about the method of measuring the package
  temperature, see the JEP 140 standard.

Table 6-2 describes the thermal resistance standard for the lead-free package according to the IPC/JEDEC 020D standard.

Table 6-2 Thermal resistance standard for the lead-free package in the IPC/JEDEC 020D standard


Package Thickness	Temperature 1 (Package Volume < 350 mm <sup>3</sup> or 0.02 in. <sup>3</sup> )	Temperature 2 (Package Volume = 350-2000 mm <sup>3</sup> or 0.02-0.12 in. <sup>3</sup> )	Temperature 3 (Package Volume > 2000 mm³ or 0.12 in.³)
< 1.6 mm (0.06 in.)	260°C (500°F)	260°C (500°F)	260°C (500°F)
1.6–2.5 mm (0.06–0.10 in.)	260°C (500°F)	250°C (482°F)	245°C (473°F)
> 2.5 mm (0.10 in.)	250°C (482°F)	245°C (473°F)	245°C (473°F)

The component soldering terminals (such as the solder ball and pin) and external heat sinks are not taken into account for volume calculation.

The measurement method for the reflow soldering curve is as follows:

According to the JEP140 standard, to measure the package temperature, you are advised to place the temperature probe of the thermocouple close to the chip surface if the package is thin or to drill a hole on the package surface and place the temperature probe of the thermocouple into the hole if the chip package is thick. The second method is recommended based on the thickness of most chip packages. However, this method is not applicable if the chip package is too thin to drill a hole. See Figure 6-2.

Figure 6-2 Measuring the package temperature





To measure the QFP package temperature, place the temperature probe close to pins.

## 6.3 Requirements of Mixing Reflow Soldering

Lead-free components must be properly soldered during mixing reflow soldering. Table 6-3 describes mixing reflow soldering parameters.

**Table 6-3** Mixing reflow soldering parameters

Zone	Item	Lead BGA	Lead-free BGA	Other Components		
Preheat zone	Duration	60–150s				
(40–150°C or 104–302°F)	Heating up slope	< 2.5°C/s (37°F/s)				
Soak zone (150–	Duration	30–90s				
183°C or 302– 361°F)	Heating up slope	< 1.0°C/s (34°F/s)				
Reflow zone (> 183°C or 361°F)	Peak temperature	210–240°C (410–464°F)	220–240°C (428–464°F)	210–245°C (410– 473°F)		
	Duration	30–120s	60–120s	30–120s		
Cooling zone (Tmax to 150°C or 302°F)	Cooling down slope	$1.0$ °C/s $\leq$ Slope $\leq$ $4.0$ °C/s ( $34$ °F/s $\leq$ Slope $\leq$ $39$ °F/s)				

#### ■ NOTE

The preceding parameter values are provided based on the soldering joint temperature. The maximum and minimum soldering joint temperatures for the board must meet the requirements described in Table 6-3.

When the soldering curve is adjusted, the package thermal resistance requirements on the board components must be met. For details about the requirements on package thermal resistance, see the IPC/JEDEC J-STD-020D standard. For details about the method of measuring the package temperature, see the JEP 140 standard.

Table 6-4 describes the thermal resistance standard for the lead package according to the IPC/JEDEC 020D standard.

**Table 6-4** Thermal resistance standard for the lead package

Package Thickness	Temperature 1 (Package Volume < 350 mm <sup>3</sup> or 0.02 in. <sup>3</sup> )	Temperature 1 (Package Volume ≥ 350 mm <sup>3</sup> or 0.02 in. <sup>3</sup> )
< 2.5 mm (0.10 in.)	235°C (455°F)	220°C (428°F)
≥ 2.5 mm (0.10 in.)	220°C (428°F)	220°C (428°F)

The component soldering terminals (such as the solder ball and pin) and external heat sinks are not taken into account for volume calculation.

According to the JEP140 standard, the method for measuring the temperature of the package soldered with the mixing technology is the same as that for measuring the temperature of the package soldered with the lead-free technology. For details, see section 6.2 "Requirements of Lead-Free Reflow Soldering."

## Moisture-Sensitive Specifications

#### 7.1 Overview

#### **Objective**

Define the usage rules for moisture-sensitive ICs, ensuring that ICs are properly used.

#### **Application Scope**

All HiSilicon products for external customers

#### **Terminology**

- Floor life: time during which a HiSilicon chip can be stored in the workshop at 30°C (86°F) and 60% relative humidity (RH), that is, the time from moisture barrier bag (MBB) unpacking to reflow soldering
- Desiccant: a material for absorbing moisture to keep things dry
- Humidity indicator card (HIC): a card that indicates the humidity status
- Moisture sensitivity level (MSL): a level for measuring the moisture degree
- MBB: a vacuum bag for protecting products against moisture
- Solder reflow: reflow soldering
- Shelf life: storage period

## 7.2 HiSilicon Moisture-proof Packaging

#### 7.2.1 Basic Information

The vacuum packaging materials consist of the following:

- An HIC
- An MBB
- Desiccant

Figure 7-1 Vacuum packaging materials



## 7.2.2 Incoming Inspection

When the vacuum bag is unpacked before SMT in the factories of customers or their partners:

- If the largest indicator dot of the HIC is not blue or khaki, rebake the chip by referring to Table 7-1.
- If the 10% RH dot of the HIC is blue or khaki, the chip is dry. In this case, replace the desiccant and pack the chip into a vacuum bag.

If the 10% RH dot is not blue or khaki and the 5% RH dot is red or light green, the chip is moist. In this case, rebake the chip by referring to Table 7-1.

## 7.2.3 Storage and Usage

#### **Storage Environment**

You are advised to store products at 30°C (86°F) or lower and at most 60% RH.

#### **Shelf Life**

At 30°C (86°F) or lower and at most 60% RH, the shelf life is greater than or equal to 12 months for vacuum packaging.

#### Floor Life

Table 7-1 describes the floor life at 30°C (86°F) or lower and at most 60% RH.

Table 7-1 Floor life

MSL	Floor Life (Out of Bag) at Factory Ambient ≤ 30°C (86°F)/60% RH or As Stated
1	Unlimited at 30°C (86°F) or lower and at most 85% RH

## Hi3796M V100 Intelligent Network Terminal Media Processor Hardware User Guide

MSL	Floor Life (Out of Bag) at Factory Ambient ≤ 30°C (86°F)/60% RH or As Stated
2	1 year
2a	4 weeks
3	168 hours
4	72 hours
5	48 hours
5a	24 hours
6	Mandatory bake before use. After bake, the product must be reflowed within the time limit specified on the label.

#### Usage

- If a chip has been exposed to air for more than 2 hours at 30°C (86°F) or lower and at most 60% RH, rebake it and pack it into a vacuum bag.
- If a chip has been exposed to air for not more than 2 hours at 30°C (86°F) or lower and at most 60% RH, replace the desiccant and pack the chip into a vacuum bag.

For details about other storage modes and usage rules, see the JEDEC J-STD-033A standard.

## 7.3 Rebaking

#### **Applicable Products**

All moisture-sensitive ICs of HiSilicon

## **Application Scope**

All ICs that need to be rebaked

## **Rebaking Reference**

Table 7-2 Rebaking reference

Body Thickness	Level	Baking at 125°C (257°F)	Baking at 90°C (194°F) ≤ 5% RH	Baking at 40°C (104°F) ≤ 5% RH
≤ 1.4 mm (0.06	2a	3 hours	11 hours	5 days
in.)	3	7 hours	23 hours	9 days
	4	7 hours	23 hours	9 days
	5 7 hours	24 hours	10 days	
	5a	10 hours	24 hours	10 days



Body Thickness	Level	Baking at 125°C (257°F)	Baking at 90°C (194°F) ≤ 5% RH	Baking at 40°C (104°F) ≤ 5% RH
≤ 2.0 mm (0.08	2a	16 hours	2 days	22 days
in.)	3	17 hours	2 days	23 days
	4	20 hours	3 days	28 days
	5	25 hours	4 days	35 days
	5a	40 hours	6 days	56 days
≤ 4.5 mm (0.18	2a	48 hours	7 days	67 days
in.)	3	48 hours	8 days	67 days
	4	48 hours	10 days	67 days
	5	48 hours	10 days	67 days
	5a	48 hours	10 days	67 days

## ■ NOTE

- Table 7-2 lists the minimum rebaking time for moist chips.
- Low-temperature rebaking is recommended.
- For details, see the JEDEC standard.

# 8 Interface Timings


## **8.1 DDR Interface Timings**

## 8.1.1 Write Timings

#### Write Timing of DDR3\_DQS Relative to DDR3\_DQ

The major parameters in the write timing of DDR3\_DQS relative to DDR3\_DQ are tDS and tDH.

Figure 8-1 Write timing of DDR3\_DQS relative to DDR3\_DQ




#### **NOTE**

The write timing in Figure 8-1 applies to the two 16-bit DQ fields {DDR3\_DQS[1:0], DDR3\_DQS\_N[1:0], DDR3\_DQ[15:0]} and {DDR3\_DQS[3:2], DDR3\_DQS\_N[3:2], DDR3\_DQ[31:16]}.

#### Write Timing of DDR3\_DQS Relative to DDR3\_CLK

Figure 8-2 shows the write timing of DDR3\_DQS relative to DDR3\_CLK.

Figure 8-2 Write timing of DDR3\_DQS relative to DDR3\_CLK (CMDADDR PHY)




#### M NOTE

The phase deviation of DDR3\_DQS[3:0] and DDR3\_DQS\_N[3:0] relative to DDR3\_CLK (CMDADDR PHY) cannot exceed a quarter of T DRAM clock (DDR3\_CLK) in the position marked with a green arrow.

#### Write Timing of CMD/ADDR Relative to DDR3\_CLK

The sampling clock of command and address signals is DDR3\_CLK. Figure 8-3 shows the write timing of CMD/ADDR relative to DDR3\_CLK.

Figure 8-3 Write timing of CMD/ADDR relative to DDR3\_CLK



### 8.1.2 Read Timings

#### Read Timing of ADDR/CMD Relative to DDR3\_CLK

The read timing of CMD/ADDR relative to DDR3\_CLK is the same as the write timing of CMD/ADDR relative to DDR3\_CLK.


#### Read Timing of DDR3\_DQS Relative to DDR3\_DQ


The read timings of DDR3\_DQS relative to DDR3\_DQ are classified into the DDR*n* SDRAM output timing, DDR3\_DQS timing on the DDR PHY side, and DDR3\_DQ timing on the DDR PHY side.

For the DDR*n* SDRAM output timing, ideally the phases of the DQS signal from the DDR (DDR3\_DQS connected to the chip) and DDR3\_CLK output by the DDR PHY are the same. However, due to external interferences, when the DQS is transmitted to the DDR PHY side, it has tDQSCK skew relative to DDR3\_CLK, and the skew cannot exceed 0.35 ns.

The DQ signal from the DDR also has phase jitters relative to DQS. tDQSQ and tQHS are the timing parameters for measuring the jitters. As shown in Figure 8-4, tDQSQ indicates the jitter of the latest valid DQ relative to DQS (observed on the DDR PHY side), and it cannot exceed 0.2 ns; tQHS indicates the jitter of the earliest valid DQ relative to DQS (or the jitter of the earliest invalid DQ relative to the next DQS flip-flop), and it is 0.3 ns.

Figure 8-4 shows the output timing of the DDR*n* SDRAM.





## **8.1.3 Timing Parameters**

The DDR interface timings comply with the JEDEC standards (JESD79-2E and JESD79-3B). All the timings discussed in this document are output timings on the DDR PHY side.

For HD chips, take the timing parameters of DDR3-1066 as an example.

Table 8-1 and Table 8-2 describe the clock parameters of the DDR3-1066 SDRAM.

Table 8-1 Clock parameters of the DDR3-1066 SDRAM

Parameter	Тур	Unit
DDR clock frequency	533.00	MHz
PLL jitter	0.200	ns
PLL duty cycle	47.000	%
Clock skew	0.100	ns

Table 8-2 Parameters of the DDR3-1066 SDRAM


Parameter	Symbol	Тур	Unit
Setup time of the DQS falling edge relative to the DDR clock	tDSS	0.500	ns
Hold time of the DQS falling edge relative to the DDR clock	tDSH	0.500	ns
Setup time of DQ/DM relative to DQS	tDS	0.075	ns
Hold time of DQ/DM relative to DQS	tDH	0.150	ns
Skew of DQS relative to DQ	tDQSQ	0.200	ns
Setup time of ADDR/CMD relative to the DDR clock	tIS	0.200	ns
Hold time of ADDR/CMD relative to the DDR clock	tIH	0.275	ns
Skew of the DQS output relative to the DDR clock	tDQSCK	0.400	ns

## **8.2 NANDC Interface Timings**

## 8.2.1 Command Cycle Timing

Figure 8-5 shows the NANDC command cycle timing.

Figure 8-5 NANDC command cycle timing



#### M NOTE

The level widths of NAND\_WE\_N and NAND\_RE\_N can be set to high or low by configuring the NF\_PULSE\_WIDTH register of the NANDC. Therefore, some parameters in the NANDC interface timing diagrams vary according to the settings of NF\_PULSE\_WIDTH. In the following tables, these parameters are marked with "Configurable."

Table 8-3 describes the parameters of the NANDC command cycle timing.

Table 8-3 Parameters of the NANDC command cycle timing

Parameter	Symbol	Min	Max	Unit	Remarks
Setup time of NAND_CLE	tCLS	0	-	ns	-
Hold time of NAND_CLE	tCLH	10	-	ns	Configurable
Setup time of NAND_CE_N	tCS	0	-	ns	-
Hold time of NAND_CE_N	tCH	10	-	ns	Configurable
Pulse width of NAND_WE_N	tWP	15	-	ns	Configurable
Data setup time	tDS	10	-	ns	Configurable
Data hold time	tDH	10	-	ns	Configurable

## 8.2.2 Address Cycle Timing

Figure 8-6 shows the NANDC address cycle timing.






Table 8-4 describes the parameters of the NANDC address cycle timing.

Table 8-4 Parameters of the NANDC address cycle timing

Parameter	Symbol	Min	Max	Unit	Remarks
Setup time of NAND_CE_N	tCS	0	-	ns	-
Pulse width of NAND_WE_N	tWP	15	-	ns	Configurable
Setup time of NAND_ALE	tALS	0	-	ns	-
Hold time of NAND_ALE	tALH	10	-	ns	Configurable
Data setup time	tDS	10	-	ns	Configurable
Data hold time	tDH	10	-	ns	Configurable

## 8.2.3 Data Write Timing

Figure 8-7 shows the NANDC data write timing.

Figure 8-7 NANDC data write timing




Table 8-5 describes the parameters of the NANDC data write timing.

Table 8-5 Parameters of the NANDC data write timing

Parameter	Symbol	Min	Max	Unit	Remarks
Hold time of NAND_CLE	tCLH	10	-	ns	Configurable
Hold time of NAND_CE_N	tCH	10	-	ns	Configurable
Pulse width of NAND_WE_N	tWP	15	-	ns	Configurable
Setup time of NAND_ALE	tALS	0	-	ns	Configurable
Data setup time	tDS	10	-	ns	Configurable
Data hold time	tDH	10	-	ns	Configurable
High-level hold time of NAND_WE_N	tWH	15	-	ns	Configurable

## 8.2.4 Data Read Timing

Figure 8-8 shows the NANDC data read timing.

Figure 8-8 NANDC data read timing




Table 8-6 describes the parameters of the NANDC data read timing.

Table 8-6 Parameters of the NANDC data read timing

Parameter	Symbol	Min	Max	Unit	Remarks
Low-level wait time of NAND_RE_N	tRR	15	-	ns	Configurable
Pulse width of NAND_RE_N	tRP	15	-	ns	Configurable
High-level width of NAND_RE_N	tREH	15	-	ns	Configurable

The tRR delay is configurable.

## **8.3 TSI Interface Timings**

Figure 8-9 shows the TSI interface timings.

Figure 8-9 TSI interface timings




Table 8-7 describes the parameters of the TSI interface timings.

**Table 8-7** Parameters of the TSI interface timings

Parameter	Symbol	Min	Тур	Max	Unit	Remarks
TSI_CLK clock cycle	T <sub>clk</sub>	20	-	-	ns	Parallel
		5.26	-	-	ns	Serial
Input signal setup time	$T_{su}$	9.3	-	-	ns	Parallel
		2.5	-	-	ns	Serial
Input signal hold time	$T_{hd}$	2.0	-	-	ns	Parallel
		1.5	-	-	ns	Serial

## 8.4 Ethernet MAC Interface Timings

## **8.4.1 MDIO Interface Timings**

Figure 8-10 shows the read timing of the MDIO interface.

Figure 8-10 MDIO read timing




Figure 8-11 shows the write timing of the MDIO interface.

Figure 8-11 MDIO write timing




Figure 8-12 illustrates the MDIO interface timing parameters.

Figure 8-12 MDIO interface timing




Table 8-8 describes the timing parameters of the MDIO interface.

**Table 8-8** Timing parameters of the MDIO interface

Parameter	Symbol	Signal	Min	Max	Unit
MDIO data RX delay	Tov	MDIO	166	20833	ns
MDIO clock cycle	Тр	MDC	333	41667	ns
MDIO data TX setup time	Tsu	MDIO	10	-	ns
MDIO data TX hold time	Thd	MDIO	10	-	ns

The MDC clock cycle Tp can be changed by adjusting the MDC frequency (MDIO\_RWCTRL[frq\_dv]). To be specific, you can divide the 150 MHz frequency of the Ethernet working clock by 100, 50, or other values. Tov is related to the clock period Tp of the MDC and it is about Tmdc/2.

## **8.5 SIO Interface Timings**

## 8.5.1 I<sup>2</sup>S Mode Interface Timings

Figure 8-13 shows the RX timing of the I<sup>2</sup>S interface.

Figure 8-13 RX timing of the I<sup>2</sup>S interface




Figure 8-14 shows the TX timing of the I<sup>2</sup>S interface.

Figure 8-14 TX timing of the I<sup>2</sup>S interface




Table 8-9 describes the timing parameters of the I<sup>2</sup>S interface.

**Table 8-9** Timing parameters of the I<sup>2</sup>S interface

Parameter	Symbol	Min	Тур	Max	Unit
Input signal setup time	$T_{su}$	10	-	-	ns
Input signal hold time	$T_{hd}$	10	-	-	ns
Output signal delay	$T_d$	0	-	8	ns

## **8.5.2 PCM Mode Interface Timings**

Figure 8-15 shows the RX timing of the PCM interface.

Figure 8-15 RX timing of the PCM interface




Figure 8-16 shows the TX timing of the PCM interface.

Figure 8-16 TX timing of the PCM interface




Table 8-10 describes the timing parameters of the PCM interface.

Table 8-10 Timing parameters of the PCM interface

Parameter	Symbol	Min	Тур	Max	Unit
Input signal setup time	$T_{su}$	10	-	-	ns
Input signal hold time	$T_{hd}$	10	-	-	ns
Output signal delay	$T_d$	0	-	8	ns

## 8.6 I<sup>2</sup>C Interface Timings

Figure 8-17 shows the transfer timing of the I<sup>2</sup>C interface.

Figure 8-17 Transfer timing of the I<sup>2</sup>C interface




Table 8-11 describes the timing parameters of the I<sup>2</sup>C interface.

**Table 8-11** Timing parameters of the I<sup>2</sup>C interface

Parameter	Symbol	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
SCL clock frequency	$f_{SCL}$	0	100	0	400	KHz
Start hold time	$t_{\mathrm{HD;STA}}$	4.0	-	0.6	-	μs
SCL low-level cycle	$t_{LOW}$	4.7	-	1.3	-	μs
SCL high-level cycle	t <sub>HIGH</sub>	4.0	-	0.6	-	μs
Start setup time	$t_{\mathrm{SU;STA}}$	4.7	-	0.6	-	μs
Data hold time	t <sub>HD;DAT</sub>	0	3.45	0	0.9	μs
Data setup time	$t_{\mathrm{SU;DAT}}$	250	-	100	-	ns
SDA and SCL rising time	t <sub>r</sub>	-	1000	$20 + 0.1C_{b}$	300	ns
SDA and SCL falling time	$t_{\mathrm{f}}$	-	300	$20 + 0.1C_{b}$	300	ns
End setup time	$t_{\mathrm{SU;STO}}$	4.0	-	0.6	-	μs
Bus release time from start	$t_{ m BUF}$	4.7	-	1.3	-	μs

Parameter	Symbol	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
to end						
Bus load	C <sub>b</sub>	-	400	-	400	pF
Low-level noise tolerance	$V_{nL}$	$0.1V_{DD}$	-	$0.1V_{DD}$	-	V
High-level noise tolerance	$V_{nH}$	$0.2V_{DD}$	-	$0.2V_{\mathrm{DD}}$	-	V

## 8.7 SCI Interface Timings

## 8.7.1 Activation and Cold Reset Timing

The frequency (f) of an A-type card (5 V) ranges from 1 MHz to 5 MHz; the frequency (f) of a B-type card (3 V) ranges from 1 MHz to 4 MHz. Figure 8-18 shows the timing of the activation and cold reset interface. The value ranges of tA, tB, and tC are as follows:  $tA \le$ 200/f,  $tB \ge 400/f$ , and  $400/f \le tC \le 40000/f$ .





Figure 8-18 Activation and cold reset timing of the SCI interface

## 8.7.2 Hot Reset Timing

The frequency (f) of an A-type card (5 V) ranges from 1 MHz to 5 MHz; the frequency (f) of a B-type card (3 V) ranges from 1 MHz to 4 MHz. Figure 8-19 shows the hot reset timing. The value ranges of tD, tE, and tF are as follows:  $tD \le 200/f$ ,  $tE \ge 400/f$ , and  $400/f \le tF \le 100/f$ 40000/f.

#### Figure 8-19 SCI hot reset timing



## 8.7.3 Release Timing

Figure 8-20 shows the timing of the SCI release interface.

Figure 8-20 SCI release timing



## 8.8 SPI Interface Timings

#### M NOTE

In Figure 8-21 to Figure 8-23, the conventions are as follows:

- MSB: most significant bit
- LSB: least significant bit
- SPI CK(0): SPO = 0
- SPI\_CK(1): SPO = 1

Figure 8-21 shows the SPICK timing of the SPI interface.

8 Interface Timings

Figure 8-21 SPICK timing





Figure 8-22 and Figure 8-23 show the timings of the SPI interface in master mode.

**Figure 8-22** SPI interface timing in master mode (sph = 0)



**Figure 8-23** SPI interface timing in master mode (sph = 1)




Table 8-12 describes the timing parameters of the SPI interface.

 $\textbf{Table 8-12} \ \text{Timing parameters of the SPI interface}$ 

No	Parameter	Symbol	Min	Тур	Max	Unit
1	Cycle time, SPI_CK	tc	-	-	-	ns
2	Pulse duration, SPI_CK high (all master modes)	tw1	1	1	-	ns
3	Pulse duration, SPI_CK low (all master	tw2	-	-	-	ns



No	Parameter	Symbol	Min	Тур	Max	Unit
	modes)					
4	Setup time, SPI_DI (input) valid before the SPI_CK (output) falling edge	tsu1	-	-	-	ns
5	Setup time, SPI_DI (input) valid before the SPI_CK (output) rising edge	tsu2	-	-	-	ns
6	Hold time, SPI_DI (input) valid after the SPI_CK (output) falling edge	th1	-	-	-	ns
7	Hold time, SPI_DI (input) valid after the SPI_CK (output) rising edge	th2	-	-	-	ns
8	Delay time, SPI_CK (output) rising edge to SPI_DO (output) transition	td1	-	-	-	ns
9	Delay time, SPI_CK (output) falling edge to SPI_DO (output) transition	td2	-	-	-	ns
10	Delay time, SPI_CS_N (output) falling edge to the first SPI_CK (output) rising or falling edge	td3	-	-	-	ns
11	Delay time, SPI_CK (output) rising or falling edge to the SPI_CS_N (output) rising edge	td4	-	-	-	ns
12	Setup time, SPI_DI (input) valid before the SPI_CK (output) rising edge	tsu3	-	-	-	ns
13	Setup time, SPI_DI (input) valid before the SPI_CK (output) falling edge	tsu4	-	-	-	ns
14	Hold time, SPI_DI (input) valid after SPI_CK (output) rising edge	th3	-	-	-	ns
15	Hold time, SPI_DI (input) valid after SPI_CK (output) falling edge	th4	-	-	-	ns
16	Delay time, SPI_CK (output) falling edge to SPI_DO (output) transition	td5	-	-	-	ns
17	Delay time, SPI_CK (output) rising edge to SPI_DO (output) transition	td6	-	-	-	ns
18	Delay time, SPI_CS_N (output) falling edge to the first SPI_CK (output) rising or falling edge	td7	-	-	-	ns
19	Delay time, SPI_CK (output) rising or falling edge to SPI_CS_N (output) rising edge	td8	-	-	-	ns

## 8.9 MMC/SD/SDIO Interface Timings

Figure 8-24 shows the output timing.

Figure 8-24 Output timing




Figure 8-25 shows the input timing.

Figure 8-25 Input timing




Table 8-13 describes the timing parameters of the MMC interface.

Table 8-13 Timing parameters of the MMC interface

Parameter	Description	Min	Max	Unit
tCYC	Card clock cycle	10	34000 <sup>a</sup>	ns
tWH	High level duration of the card clock	4.95	16999.8	ns
tCCLK_IN	Working clock cycle of the MMC module	10-66.67		ns
tCD	SDIO_CMD output delay	1.9 <sup>b</sup>	6.7 <sup>b</sup>	ns
tDD	SDIO_DATA output delay	1.7 <sup>b</sup>	6.4 <sup>b</sup>	ns
tCS	SDIO_CMD input setup time	3.1°	-	ns
tCH	SDIO_CMD input hold time	0.7 <sup>c</sup>	-	ns



Parameter	Description	Min	Max	Unit
tDS	SDIO_DATA input setup time	3.3°	-	ns
tDH	SDIO_DATA input hold time	0.7°	-	ns

## **□** NOTE

- a. The minimum frequency of the SDIO clock source input is 15 MHz. In the SDIO module, the clock source frequency can be divided by 510 at most. That is, the clock cycle can be 34 ms (1000/15 x 510). For details, see the SDIO CLKDIV register.
- b. (1) The phase shift of the output drive clock is set to 90°. Eight phase shifts including 0°, 45°, 90°, 135°, 180°, 225°, 270°, and 315° are supported. For details, see the description of PERI\_CRG39 bit[18:16] in the Hi3796M V100 Intelligent Network Terminal Media Processor Data Sheet. (2) The parameters in Table 8-13 apply only to the SD 3.0 protocol. According to the eMMC protocol, the minimum data output delay is 2.5 ns in DDR50 mode. When an eMMC is connected, the drive clock phase can be adjusted to meet the hold time requirement.
- c. The phase shift of the input sampling clock is set to 90°. Eight phase shifts including 0°, 45°, 90°, 135°, 180°, 225°, 270°, and 315° are supported. For details, see the description of PERI\_CRG39 bit[14:12] in the *Hi3796M V100 Intelligent Network Terminal Media Processor Data Sheet*.