
HW4_Report

1.实验概述:

相比于 HW3 的代码,按照老师的提示,代码结构改进如下:



其中 circuit 负责管理功能,它的主要成员如下:

```
--file_parse-*m_parser;
--solver-*m_solver;
--vector<TwoSideDevice>-two_dev_list;---//-c和1仅仅是值, build_matrix的时候输入为wj,然后对于c和1乘以它
--vector<FourSideDevice>-four_dev_list;-//-c和1仅仅是值, build_matrix的时候输入为wj,然后对于c和1乘以它
--//对于node,使用unordermap-node2row-string-int
--unordered_map<string,-int>-node2row;
```

双端和四端器件的 vector,指向 parser 和 solver 的指针,一个哈希表来实现 node name 和编号(在 MNA 矩阵中的哪一行)的映射。

Circuit 会将器件队列和哈希表引用传递给 parser 和 solver 来实现信息的共享。 Parser 负责 HW3 中的网表语句解析工作,在解析的同时填充器件队列和哈希 表。

Solver 负责根据上述信息计算、构建 MNA 矩阵、LHS、RHS。

2.GUI 整体截图:

```
| Section | Company | Comp
```

3.关键代码和结果展示:

```
struct file_parse {
    private:
        ofile 'file;
        bool end;
        int parsed_nums; //在新考证的有数
        int parsed_nums; //在新考证的有数
        int parsed_nums; //在新考证的有数
        int note nums;
        int bovice_nums;
        int bovice_nums;
        int to nums;
        int v_nums;
        int v_
```

```
struct solver {
    private:
        vectorocycler(complexedouble>>> matrix;
        vectorocycler(p) LHS; // 百点命名
        vectorocycler(p);
        -solver();
        -solver();
        -solver();
        -solver();
        -void build matrix(vectorocyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecyclevecycle
```

实现了多次点击 parse 和 matrix 的缓冲功能,只计算一次:

Testbench1:

```
Title: TestBench1 for Homework4
Annotation: 2022 EDA course testbench netlist
Annotation: 2022-10-17
Empty line
Voltage Source (Name: Vin; value: 3; Node1: 1; Node2: 0)
Regsistor (Name: R1; value: 200; Node1: 1; Node2: 2)
Capacitor (Name: C1; value: 20p; Node1: 1; Node2: 2)
Regsistor (Name: R2; value: 100; Node1: 2; Node2: 0)
Inductance(Name: L1; value: 10m; Node1: 2; Node2: 0)
Empty line
Analysis Command: DC (name: Vin ;Start: 1; End:2; Step: 0.1)
end token
device num:4
node num:3
R num:2
C num:1
L num:1
The node mapping relationship is:
node name:2 Corresponding number (in the row):2
node name:0 Corresponding number (in the row):1
node name:1 Corresponding number (in the row):0
matrix info:
                      | V0| 0.00
[ 0.005 0 -0.005 1 0 ]
[ 0 0.01 -0.01 -1 -1 ] | V1| 0.00
[-0.005-0.01 0.015 0 1] | V2| 0.00
[1-1000]
                     | I(Vin)| 3.00
[0-1100]
                     | I(L1)| 0.00
matrix result:
matrix info:
[ 0.005 0 -0.005 1 0 ] | V0| 0.00
[ 0 0.01 -0.01 -1 -1 ] | V1| 0.00
[ -0.005 -0.01 0.015 0 1 ] | V2| 0.00
[1-1000]
                     | I(Vin)| 1.00
[0-1100]
                     I(L1) 0.00
matrix result:
matrix info:
[ 0.005 0 -0.005 1 0 ]
                      | V0| 0.00
[ 0 0.01 -0.01 -1 -1 ] | V1| 0.00
[ -0.005 -0.01 0.015 0 1 ] | V2| 0.00
                     | I(Vin)| 1.10
[1-1000]
[0-1100]
                     | I(L1)| 0.00
matrix result:
matrix info:
[ 0.005 0 -0.005 1 0 ] | V0| 0.00
[ 0 0.01 -0.01 -1 -1 ] | V1| 0.00
[ -0.005 -0.01 0.015 0 1 ] | V2| 0.00
[1-1000]
                   | I(Vin)| 1.20
[0-1100]
                     | I(L1)| 0.00
```

Testbench2:

```
Title: TestBench2 for Homework4
Annotation: 2022 EDA course testbench netlist
Annotation: 2022-10-17
Empty line
Regsistor (Name: r2; value: 2; Node1: 2; Node2: 1)
Voltage Source (Name: v2; value: 10; Node1: 0; Node2: 1)
Inductance(Name: I1; value: 10; Node1: 0; Node2: 2)
Regsistor (Name: r1; value: 1; Node1: 1; Node2: 3)
Capacitor (Name: c2; value: 2; Node1: 3; Node2: 2)
Empty line
Analysis Command: ac (name: dec ;Start: 1; End:1000; Step: 10)
Annotation: .plot ac vm(2) vm(3)
end token
device num:4
node num:4
R num:2
C num:1
L num:1
The node mapping relationship is:
node name:0 Corresponding number (in the row):2
node name:3 Corresponding number (in the row):3
node name:1 Corresponding number (in the row):1
node name:2 Corresponding number (in the row):0
init state of ac circuit's HZ==1
matrix info:
[ 0.5+12.5664i -0.5 0 -12.5664i 0 -1 ] | V0| 0.00
[-0.5 1.5 0 -1 -1 0]
                            | V1| 0.00
[000011]
                            | V2| 0.00
[-12.5664i -1 0 1+12.5664i 0 0 ] | V3| 0.00
[0-11000] | I(v2)| 10.00
[-10100-62.8319i]
                           | I(|1)| 0.00
matrix result:
matrix info:
[ 0.5+12.5664i -0.5 0 -12.5664i 0 -1 ] | V0| 0.00
[-0.5 1.5 0 -1 -1 0 ]
                            V1 0.00
[000011]
                            | V2| 0.00
[-12.5664i -1 0 1+12.5664i 0 0 ]
                               V3| 0.00
[0-11000]
                           | I(v2)| 10.00
[ -1 0 1 0 0 -62.8319i ]
                            | I(|1)| 0.00
matrix result:
matrix info:
[ 0.5+25.1327i -0.5 0 -25.1327i 0 -1 ] | V0| 0.00
[-0.5 1.5 0 -1 -1 0 ]
                            | V1| 0.00
                            | V2| 0.00
[000011]
[ -25.1327i -1 0 1+25.1327i 0 0 ] | V3| 0.00
```

```
[-1 0 1 0 0 -5026.55i]
                          | I(|1)| 0.00
matrix result:
matrix info:
[ 0.5+1130.97i -0.5 0 -1130.97i 0 -1 ] | V0| 0.00
[-0.5 1.5 0 -1 -1 0 ]
                           V1 0.00
[000011]
                          | V2| 0.00
[-1130.97i -1 0 1+1130.97i 0 0 ] | V3| 0.00
[0-11000]
                         | I(v2)| 10.00
[-10100-5654.87i]
                           | I(|1)| 0.00
matrix result:
matrix info:
[ 0.5+1256.64i -0.5 0 -1256.64i 0 -1 ] | V0| 0.00
[-0.5 1.5 0 -1 -1 0]
                           V1 0.00
[000011]
                          | V2| 0.00
[ -1256.64i -1 0 1+1256.64i 0 0 ] | V3| 0.00
[0-11000]
                         | I(v2)| 10.00
[-10100-6283.19i]
                          | I(|1)| 0.00
matrix result:
matrix info:
[ 0.5+2513.27i -0.5 0 -2513.27i 0 -1 ] | V0| 0.00
[-0.5 1.5 0 -1 -1 0 ]
                           V1 0.00
[000011]
                          V2 0.00
[ -2513.27i -1 0 1+2513.27i 0 0 ] | V3| 0.00
                         | I(v2)| 10.00
[0-11000]
[-1 0 1 0 0 -12566.4i]
                          | I(|1)| 0.00
matrix result:
matrix info:
[ 0.5+3769.91i -0.5 0 -3769.91i 0 -1 ] | V0| 0.00
[-0.5 1.5 0 -1 -1 0]
                           V1 0.00
[000011]
                          | V2| 0.00
[-3769.91i -1 0 1+3769.91i 0 0 ] | V3| 0.00
[0-11000]
                          | I(v2)| 10.00
[ -1 0 1 0 0 -18849.6i ]
                           | I(|1)| 0.00
```

matrix result:

Testbench3:

```
Title: TestBench3 for Homework4
Annotation: 2022-10-17
Annotation: Origin: Lecture 6 Circuit III Page-14
Regsistor (Name: R1; value: 5; Node1: 1; Node2: 0)
FourSideDevice, lazy to parse it
Regsistor (Name: R3; value: 6; Node1: 1; Node2: 2)
Regsistor (Name: R4; value: 8; Node1: 2; Node2: 0)
I Source (Name: Is; value: 10; Node1: 0; Node2: 2)
Voltage Source (Name: Vs; value: 1; Node1: 3; Node2: 2)
Regsistor (Name: R8; value: 5; Node1: 3; Node2: 4)
FourSideDevice, lazy to parse it
Analysis Command: DC (name: VS ;Start: 1; End:2; Step: 0.1)
end token
device num:6
node num:5
R num:4
C num:0
L num:0
The node mapping relationship is:
node name: 4 Corresponding number (in the row): 4
node name:2 Corresponding number (in the row):2
node name: 0 Corresponding number (in the row):1
node name:3 Corresponding number (in the row):3
node name:1 Corresponding number (in the row):0
matrix info:
[ 2.36667 -0.2 -2.16667 0 0 0 0 ] | V0| 0.00
[ -2.2 0.325 1.875 0 0 0 -1 ] | V1| -10.00
[ -0.166667 -0.125 0.291667 0 0 -1 0 ] | V2| 10.00
[ 0 0 0 0.2 -0.2 1 0 ] | V3| 0.00
[000-0.20.201]
                             V4| 0.00
[00-11000]
                            | I(Vs)| 1.00
[-13-1130100]
                            | I(E7)| 0.00
matrix result:
matrix info:
[ 2.36667 -0.2 -2.16667 0 0 0 0 ]
                                 V0| 0.00
[ -2.2 0.325 1.875 0 0 0 -1 ] | V1| -10.00
[ -0.166667 -0.125 0.291667 0 0 -1 0 ] | V2 | 10.00
[ 0 0 0 0.2 -0.2 1 0 ] | V3| 0.00
[ 0 0 0 -0.2 0.2 0 1 ]
                             V4 0.00
                            | I(Vs)| 1.00
[00-11000]
                            | I(E7)| 0.00
[-13-1130100]
matrix result:
matrix info:
[ 2.36667 -0.2 -2.16667 0 0 0 0 ]
                                  V0| 0.00
                               | V1| -10.00
[ -2.2 0.325 1.875 0 0 0 -1 ]
[ -0.166667 -0.125 0.291667 0 0 -1 0 ] | V2| 10.00
[ 0 0 0 0.2 -0.2 1 0 ] | V3| 0.00
                              V4 0.00
[000-0.20.201]
[00-11000]
                            | I(Vs)| 1.10
[-13-1130100]
                            | I(E7)| 0.00
```

Testbench4:

```
Title: TestBench4 for Homework4
Annotation: 2022 EDA course testbench netlist
Annotation: 2022-10-17
Annotation: Origin: From Qixu Xie's Small Signal Model - AC Test
Annotation: Origin: node
Annotation: vin meg
 Voltage Source (Name: Vin; value: 0; Node1: in; Node2: gnd )
Capacitor (Name: Cin; value: 1p; Node1: in; Node2: gnd )
Empty line
Annotation: first stage
FourSideDevice, lazy to parse it
Regsistor (Name: R1; value: 0.75Meg; Node1: out1; Node2: gnd )
Capacitor (Name: C1; value: 619f; Node1: out1; Node2: gnd
Empty line
Annotation: compensation capacitor
Capacitor (Name: Cc; value: 1p; Node1: out1; Node2: out2 )
Empty line
Annotation: second stage
FourSideDevice,lazy to parse it
Regsistor (Name: R2; value: 99.47K; Node1: out2; Node2: gnd )
Capacitor (Name: C2; value: 5p; Node1: out2; Node2: gnd )
Empty line
Analysis Command: AC (name: DEC ;Start: 1; End:1000Meg; Step: 10)
Annotation: .plot ac vdec(out2) vp(out2)
end token
device num:8
node num:4
R num:2
C num:4
L num:0
The initial frequency of the circuit is: 1.00 The node mapping relationship is.
node name:out1 Corresponding number (in the row):2
node name:out2 Corresponding number (in the row):3
node name:gnd Corresponding number (in the row):1
node name:in Corresponding number (in the row):0
init state of ac circuit's HZ==1
matrix info:
[ 6.28319e-12i -6.28319e-12i 0 0 1 ]
                                                                                   I V0I 0.00
[-160.6-6.28319e-12i 1156.93+3889.29i -996.333-3889.29i -1.00533e-05-3.14159e-11i -1 ] | V1| 0.00
[ 160.6 -161.933-3889.29i 1.33333+3889.29i -6.28319e-12i 0 ]
[ 0 -995-3.14159e-11i 995-6.28319e-12i 1.00533e-05+3.76991e-11i 0 ]
                                                                                            | V2| 0.00
                                                                                               V3| 0.00
                                                                          | I(Vin)| 0.00
matrix result:
matrix info:
[ 6.28319e-12i -6.28319e-12i 0 0 1 ]
                                                                                    I V0I 0.00
[ -160.6-6.28319e-12i 1156.93+3889.29i -996.333-3889.29i -1.00533e-05-3.14159e-11i -1 ] | V1| 0.00
[ 160.6 -161.933-3889.29i 1.33333+3889.29i -6.28319e-12i 0 ]
[ 0 -995-3.14159e-11i 995-6.28319e-12i 1.00533e-05+3.76991e-11i 0 ]
                                                                                            | V2| 0.00
                                                                                               V3 0.00
[1-1000]
                                                                          | I(Vin)| 0.00
matrix result:
 matrix info:
[ 1.25664e-11i -1.25664e-11i 0 0 1 ]
                                                                                   I V0I 0.00
[-160.6-1.25664e-11i 1156.93+7778.58i -996.333-7778.58i -1.00533e-05-6.28319e-11i -1 ] | V1| 0.00
[ 160.6 -161.933-7778.58i 1.33333+7778.58i -1.25664e-11i 0 ]
                                                                                            | V2| 0.00
[ 0 -995-6.28319e-11i 995-1.25664e-11i 1.00533e-05+7.53982e-11i 0 ]
                                                                                               | V3| 0.00
[1-1000]
                                                                          | I(Vin)| 0.00
matrix result:
matrix info:
[ 1.88496e-11i -1.88496e-11i 0 0 1 ]
                                                                                   I V0I 0.00
```

遇到的一些问题:

按照不同的文件夹进行组织代码,比如说 circuit/circuit.h 中需要include<device.h>, 那么需要../device/device.h, 通过在 pro 文件中INCLUDEPATH +=./src 解决;

cout 有时候有问题,该为 qDebug()(深层原因是 qdebug 自带换行);circuit,parser 和 solver 之间的信息共享,最后通过引用传递实现,可能会有更合适的方式。