







User Manual UM5416

DT5790 DPP-PSD Registers

Register Description for DT5790 DPP-PSD

Rev. 0 - September 21st, 2016

Purpose of this Manual

The User Manual contains the full description of the DPP-PSD firmware registers for 720 family series. The description is compliant with the DPP-PSD firmware revision **4.9_131.11**. For future release compatibility check in the firmware history files.

Change Document Record

Date	Revision	Changes
September 21 st , 2016	00	Initial Release

Symbols, abbreviated terms and notation

ADC	Analog-to-Digital Converter
AMC	ADC & Memory Controller
DAQ	Data Acquisition
DAC	Digital-to-Analog Converter
DC	Direct Current
DPP	Digital Pulse Processing
DPP-QDC	DPP for Charge to Digital Converter
DPP-PHA	DPP for Pulse Height Analysis
DPP-PSD	DPP for Pulse Shape Discrimination
LVDS	Low-Voltage Differential Signal
ROC	ReadOut Controller
USB	Universal Serial Bus

CAEN S.pA.

Via Vetraia, 11 55049 Viareggio (LU) - ITALY Tel. +39.0584.388.398 Fax +39.0584.388.959 info@caen.it www.caen.it ©CAEN SpA – 2016

Disclaimer

No part of this manual may be reproduced in any form or by any means, electronic, mechanical, recording, or otherwise, without the prior written permission of CAEN SpA.

The information contained herein has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. CAEN SpA reserves the right to modify its products specifications without giving any notice; for up to date information please visit www.caen.it.

MADE IN ITALY: We stress the fact that all the boards are made in Italy because in this globalized world, where getting the lowest possible price for products sometimes translates into poor pay and working conditions for the people who make them, at least you know that who made your board was reasonably paid and worked in a safe environment. (this obviously applies only to the boards marked "MADE IN ITALY", we cannot attest to the manufacturing process of "third party" boards).





Index

Pu	rpose of this Manual	2
Ch	ange document record	2
Sy	nbols, abbreviated terms and notation	2
1	Registers and Data Format	6
	Register Address Map	6
	High Voltage VSet	9
	High Voltage ISet	10
	High Voltage Ramp Up	11
	High Voltage Ramp Down	12
	High Voltage VMax	13
	High Voltage Control	14
	High Voltage Status/A639 Firmware Release	15
	High Voltage VMon/Analog In	16
	High Voltage IMon/Temperature In	17
	Short Gate Width	18
	Long Gate Width	19
	Gate Offset	20
	Trigger Threshold	21
	Fixed Baseline	22
	1 66	23
	90	24
		25
		26
		27
		29
		30
		31
		32
		34
		35
	1 00 0	36
	55	37
	·	38
	-1	39
		40
		41
		42
	,	43
		45
		46
		47
		48
		49
	·	50
		51
		52
		53
	90	54
	Readout Control	55

Readout Status	
Aggregate Number per BLT	57
Scratch	
Software Reset	59
Software Clear	60
Configuration Reload	51
Configuration ROM Checksum	52
Configuration ROM Checksum Length BYTE 2	53
Configuration ROM Checksum Length BYTE 1	54
Configuration ROM Checksum Length BYTE 0	55
Configuration ROM Constant BYTE 2	66
Configuration ROM Constant BYTE 1	57
Configuration ROM Constant BYTE 0	68
Configuration ROM C Code	59
Configuration ROM R Code	70
Configuration ROM IEEE OUI BYTE 2	1
Configuration ROM IEEE OUI BYTE 1	12
Configuration ROM IEEE OUI BYTE 0	73
Configuration ROM Board Version	74
Configuration ROM Board Form Factor	75
Configuration ROM Board ID BYTE 1	76
Configuration ROM Board ID BYTE 0	77
Configuration ROM PCB Revision BYTE 3	78
Configuration ROM PCB Revision BYTE 2	79
Configuration ROM PCB Revision BYTE 1	30
Configuration ROM PCB Revision BYTE 0	31
Configuration ROM FLASH Type	32
Configuration ROM Board Serial Number BYTE 1	33
	34
Configuration ROM VCXO Type	35

1 Registers and Data Format

All registers described in the User Manual are 32-bit wide. In case of VME access, **A24** and **A32** addressing mode can be used.

Register Address Map

The table below reports the complete list of registers that can be accessed by the user. The register names in the first column can be clicked to be redirected to the relevant register description. The register address is reported on the second column as a hex value. The third column indicates the allowed register access mode, where:

- R **Read only**. The register can be accessed in read only mode.
- W Write only. The register can be accessed in write only mode.
- R/W Read and write. The register can be accessed both in read and write mode.

According to the attribute reported in the fourth column, the following choices are available:

Individual register. This kind of register has N instances, where N is the total number of channels in the board. Individual registers can be written either in single mode (individual setting) or broadcast (simultaneous write access to all channels). Read command must be individual.

Single access can be performed at address 0x1nXY, where n is the channel number, while broadcast write can be performed at the address 0x80XY. For example:

- access to address 0x1570 to read/write register 0x1n70 for channel 5 of the board;
- to write the same value for all channels in the board, access to 0x8070 (broadcast write). To read the corresponding value, access to the individual address 0x1n70.
- C Common register. Register with this attribute has a single instance, therefore read and write access can be performed at address 0x80XY only.
- HV register. In case of 780 series and DT5790 some registers manage the HV channels of the boards. Read and write access can be performed at address 0x1nXY only, where n=2 corresponds to the HV channel 0 and n=3 corresponds to the HV channel 1.

Register Name	Address	Mode	Attribute
High Voltage VSet	0x1n20 (n=2 for HV-ch0,	R/W	Н
Thigh voltage voet	n=3 for HV-ch1)	11,700	''
High Voltage ISet	0x1n24 (n=2 for HV-ch0,	R/W	н
0 1 10 1 1 1	n=3 for HV-ch1)	,	
High Voltage Ramp Up	0x1n28 (n=2 for HV-ch0,	R/W	н
	n=3 for HV- ch1) 0x1n2C (n=2 for HV-ch0,		
High Voltage Ramp Down	n=3 for HV- ch1)	R/W	Н
	0x1n30 (n=2 for HV-ch0,		
High Voltage VMax	n=3 for HV-ch1)	R/W	Н
	0x1n34 (n=2 for HV-ch0,	5/14	
High Voltage Control	n=3 for HV-ch1)	R/W	Н
High Voltage Status/A639 Firmware Release	0x1n38 (n=2 for HV-ch0,	R	Н
High Voltage Status/A033 Filmware Release	n=3 for HV-ch1)	N.	"
High Voltage VMon/Analog In	0x1n40 (n=2 for HV-ch0,	R	н
mg. voitage vinon, maiog m	n=3 for HV-ch1)	,,	
High Voltage IMon/Temperature In	0x1n44 (n=2 for HV-ch0,	R	Н
	n=3 for HV-ch1)	D /\4/	
Short Gate Width	0x1n54, 0x8054	R/W	I
Long Gate Width	0x1n58, 0x8058	R/W	I
Gate Offset	0x1n5C, 0x805C 0x1n60, 0x8060	R/W R/W	I
Trigger Threshold Fixed Baseline	0x1n60, 0x8060 0x1n64, 0x8064	R/W	I
	<u> </u>	R/W	l I
Shaped Trigger Width Trigger Hold-Off Width	0x1n70, 0x8070 0x1n74, 0x8074	R/W	I I
Threshold for the PSD cut	0x1n74, 0x8074 0x1n78, 0x8078	R/W	ı İ
PUR-GAP Threshold	0x1n7C, 0x807C	R/W	ı
DPP Algorithm Control	0x1n80, 0x8080	R/W	ı
Channel n Status	0x1n88	R	i
AMC Firmware Revision	0x1n8C	R	ı
DC Offset	0x1n98, 0x8098	R/W	·
	0x8000, 0x8004 (BitSet),		_
Board Configuration	0x8008 (BitClear)	R/W	С
Aggregate Organization	0x800C	R/W	С
Record Length	0x8020	R/W	С
Number of Events per Aggregate	0x8034	R/W	С
Pre Trigger	0x8038	R/W	С
Acquisition Control	0x8100	R/W	С
Acquisition Status	0x8104	R	С
Software Trigger	0x8108	W	С
Global Trigger Mask	0x810C	R/W	С
Front Panel TRG-OUT (GPO) Enable Mask	0x8110	R/W	С
Front Panel I/O Control	0x811C	R/W	С
Channel Enable Mask	0x8120	R/W	С
ROC FPGA Firmware Revision	0x8124	R	С
Software Clock Sync	0x813C	W	С
Board Info	0x8140	R	С
Event Size	0x814C	R	С
Fan Speed Control Pun /Start /Stan Dolay	0x8168	R/W	C
Run/Start/Stop Delay Board Failure Status	0x8170	R/W	C
Disable External Trigger	0x8178 0x817C	R R/W	C
Trigger Validation Mask	0x8188 (ch0), 0x818C (ch1)	R/W	l
Readout Control	0x8188 (cn0), 0x818C (cn1)	R/W	C
Readout Control Readout Status	0xEF04	R/W R	C
Aggregate Number per BLT	0xEF1C	R/W	C
Appregate realister her per	OVEL 10	11/ 11/	

Scratch	0xEF20	R/W	С
Software Reset	0xEF24	W	С
Software Clear	0xEF28	W	С
Configuration Reload	0xEF34	W	С
Configuration ROM Checksum	0xF000	R	С
Configuration ROM Checksum Length BYTE 2	0xF004	R	С
Configuration ROM Checksum Length BYTE 1	0xF008	R	С
Configuration ROM Checksum Length BYTE 0	0xF00C	R	С
Configuration ROM Constant BYTE 2	0xF010	R	С
Configuration ROM Constant BYTE 1	0xF014	R	С
Configuration ROM Constant BYTE 0	0xF018	R	С
Configuration ROM C Code	0xF01C	R	С
Configuration ROM R Code	0xF020	R	С
Configuration ROM IEEE OUI BYTE 2	0xF024	R	С
Configuration ROM IEEE OUI BYTE 1	0xF028	R	С
Configuration ROM IEEE OUI BYTE 0	0xF02C	R	С
Configuration ROM Board Version	0xF030	R	С
Configuration ROM Board Form Factor	0xF034	R	С
Configuration ROM Board ID BYTE 1	0xF038	R	С
Configuration ROM Board ID BYTE 0	0xF03C	R	С
Configuration ROM PCB Revision BYTE 3	0xF040	R	С
Configuration ROM PCB Revision BYTE 2	0xF044	R	С
Configuration ROM PCB Revision BYTE 1	0xF048	R	С
Configuration ROM PCB Revision BYTE 0	0xF04C	R	С
Configuration ROM FLASH Type	0xF050	R	С
Configuration ROM Board Serial Number BYTE 1	0xF080	R	С
Configuration ROM Board Serial Number BYTE 0	0xF084	R	С
Configuration ROM VCXO Type	0xF088	R	С



High Voltage VSet

Set the channel voltage value (V)

Address 0x1n20 (n=2 for HV-ch0, n=3 for HV-ch1)

Bit	Description
[15:0]	Channel voltage value in steps of 0.1 V. For example to set 2500 V write 25000.
[31:16]	Reserved

High Voltage ISet

Set the maximum current limit that can be supplied by a channel

Address 0x1n24 (n=2 for HV-ch0, n=3 for HV-ch1)

Bit	Description
[15:0]	Set the maximum current in steps of 10 nA (780 series) and 50 nA (DT5790). For example to set 2000 uA, write 40000 for DT5790 and 200000 for 780 series.
[31:16]	Reserved

High Voltage Ramp Up

Set the ramp up voltage value in V/s

Address 0x1n28 (n=2 for HV-ch0, n=3 for HV-ch1)

Bit	Description
[8:0]	Ramp up in V/s.
[31:9]	Reserved

High Voltage Ramp Down

Set the ramp down voltage value in V/s

Address 0x1n2C (n=2 for HV-ch0, n=3 for HV-ch1)

Bit	Description
[8:0]	Ramp down in V/s.
[31:9]	Reserved

High Voltage VMax

VMax is the hardware value that can be programmed by the user to limit the maximum voltage of a channel. If a value VSet > VMax is erroneously programmed, the HV channels supplies up to VMax and marks bit[6] of register High Voltage Status 0x1n38.

Address 0x1n30 (n=2 for HV-ch0, n=3 for HV-ch1)

Bit	Description
[7:0]	Maximum voltage value in steps of 20 V for 780 series and DT5790, and 2 V for 780SD boards. Note: the VMax resolution of 2 V is supported for HV firmware release greater than 2.2. For HV firmware release less than 2.2 the VMax resolution is 20 V.
[31:8]	Reserved

High Voltage Control

This register manages the high voltage power and monitor mode

Address 0x1n34 (n=2 for HV-ch0, n=3 for HV-ch1)

Bit	Description
	Manages the Power ON/OFF of the HV channel. Options are:
[0]	0: HV channel OFF;
	1: HV channel ON.
	Manages how the channel shuts down. This setting applies both when the user shuts the
	channel down and when the channel automatically shuts down due to an alarm (see register
[1]	High Voltage Status 0x1n38). Options are:
[+]	0: kill mode, the HV channel shuts down instantaneously;
	1: ramp mode, the HV channel shuts down with a rate of V/s as defined by the HV Ramp
	Down register, 0x1n2C.
[6:2]	Reserved
	Manages the monitor mode of the HV channel. Options are:
	0: Register 0x1n40 used to monitor the HV Channel VMon, register 0x1n44 used to monitor
[7]	the HV Channel IMon, register 0x1n38 used to monitor the HV Channel Status;
	1: Register 0x1n40 used to monitor the Analog In, register 0x1n44 used to monitor the
	Temperature In, register 0x1n38 used to monitor the A639 Firmware Release.
[31:8]	Reserved

High Voltage Status/A639 Firmware Release

According to the monitor mode value (bit[7] of register High Voltage Control 0x1n34) this register corresponds to:

1. monitor mode = 0, HV channel status (see the bit description for more details). NOTE: in case of bit[3], bit[9], bit[10] or bit[14] = 1 the HV channel is turned off according to Power Down Mode (see HV Channel Control register, 0x1n34);

2. monitor mode = 1, A639 firmware release. For example, for a firmware release 1.03, the register value is 0x103, where 1 corresponds to the register word high byte, and 3 corresponds to the register word low byte.

Address 0x1n38 (n=2 for HV-ch0, n=3 for HV-ch1)

Bit	Description
[0]	1 = HV power ON
[1]	1 = HV channel rump up
[2]	1 = HV channel rump down
[3]	1 = HV channel is in Over Current (IMon > ISet)
[4]	1 = HV channel is in Over Voltage (VMon > VSet + 2%)
[5]	1 = HV channel is in Under Voltage (VMon < VSet - 2%)
[6]	1 = HV channel is over Maximum Voltage (Vout > VMax)
[7]	1 = HV channel is over Maximum Current (IMon > hardware maximum IOut)
[8]	1 = Temperature warning. The temperature of the HV channel is greater than 80°C.
[9]	1 = Over Temperature. The temperature of the HV channel is greater than 125°C.
[10]	1 = HV channel is disabled for an active external inhibit.
[11]	1 = Calibration error. There is a calibration error on the HV channel.
[12]	1 = Alarm Reset. The HV channel is resetting the alarms.
[13]	1 = HV channel is shutting down
[14]	1 = Maximum Power. The HV output power is greater than 4 W.
[15]	1 = Fan speed high
[31:16]	Reserved

High Voltage VMon/Analog In

According to the monitor mode value (bit[7] of register High Voltage Control 0x1n34) this register corresponds to:

- 1. monitor mode = 0, HV channel VMon;
- 2. monitor mode = 1, voltage between Pin 3 (EXT_ANALOG) and Pin 1 (GND) of the DB9 connector related to the selected channel.

Address 0x1n40 (n=2 for HV-ch0, n=3 for HV-ch1)

Bit	Description
[15:0]	If monitor mode = 0, these bits read the HV channel VMon. VMon is equal to the content of the register multiplied by the resolution of 0.1 V. For example, if the register value is 10238, VMon = 1023.8 V. If monitor mode = 1, these bits read the voltage between Pin 3 (EXT_ANALOG) and Pin 1
	(GND) of the DB9 connector related to the selected channel. The voltage value is equal to the content of the register multiplied by the inverse of the resolution of 0.001 V.
[31:16]	Reserved

High Voltage IMon/Temperature In

According to the monitor mode value (bit[7] of register High Voltage Control 0x1n34) this register corresponds to:

- 1. monitor mode = 0, this register provides the monitored current value;
- 2. monitor mode = 1, this register is used to read the value of the resistance between Pin 8 (EXT_TEMP) and Pin 1 (GND) of the DB9 connector related to the selected channel.

Address 0x1n44 (n=2 for HV-ch0, n=3 for HV-ch1)

Bit	Description
[15:0]	If monitor mode = 0, these bits provide the monitored current value. The value of Imon is equal to the content of the register multiplied by the resolution (780 series: 10 nA; DT5790: 50 nA). For example, if Imon Reg = 10238 then IMon = 102.38 uA (DT5780). If Imon Reg = 10238 then IMon = 511.9 uA (DT5790). If Monitor Mode = 1, these bits are used to read the value of the resistance between Pin 8 (EXT_TEMP) and Pin 1 (GND) of the DB9 connector related to the selected channel. The resistance value is that of a temperature probe PT100 or PT1000. The resistance value is equal to the content of the register multiplied by the resolution of 0.1 Ohm. For example, if Reg value = 1234, then the resistance value = 123.4 Ohm.
[31:16]	Reserved

Short Gate Width

Sets the Short Gate width for the charge integration of the fast component in the Pulse Shape Discrimination

Address 0x1n54, 0x8054

Bit	Description
[9:0]	Number of samples for the Short Gate width. Each sample corresponds to 4 ns.
[31:10]	Reserved

Long Gate Width

Sets the Long Gate width for the charge integration of the slow component in the Pulse Shape Discrimination. The Long integration Gate is also used for the energy spectra calculation

Address 0x1n58, 0x8058

Bit	Description
[13:0]	Number of samples for the Long Gate width. Each sample corresponds to 4 ns.
[31:14]	Reserved

Gate Offset

To correctly integrate the input pulse, the integration Gate starts before the trigger position. The Gate Offset defines how many samples the Gate starts before the trigger.

Address 0x1n5C, 0x805C

Bit	Description
[7:0]	Number of samples of the Gate Offset. Each sample corresponds to 4 ns.
[31:8]	Reserved



Trigger Threshold

Sets the Trigger Threshold value for the Leading Edge discrimination

Address 0x1n60, 0x8060

Bit	Description
[11:0]	Set the number of LSB counts for the Trigger Threshold, where 1 LSB = 0.49 mV. The threshold is referred to the baseline level.
[31:12]	Reserved

Fixed Baseline

The baseline calculation can be performed either dynamically or statically. In the first case the user can set the samples of the moving average window through register 0x1n80. In the latter case the user must disable the automatic baseline calculation through bits[22:20] of register 0x1n80 and set the desired value of fixed baseline through this register. The baseline value then remains constant for the whole acquisition.

Note: This register is ignored in case of dynamic calculation.

Address 0x1n64, 0x8064

Bit	Description
[11:0]	Value of Fixed Baseline in LSB counts
[31:12]	Reserved

Shaped Trigger Width

The Shaped Trigger is a logic signal of programmable width generated by a channel in correspondence to its local self-trigger (that is the output of the leading edge discriminator). It is used to propagate the trigger to the other channels of the board and to other external boards, as well as to feed the coincidence trigger logic.

Address 0x1n70, 0x8070

Bit	Description
[9:0]	Shaped Trigger width in steps of 8 ns.
[31:10]	Reserved

Trigger Hold-Off Width

The Trigger Hold-Off is a logic signal of programmable width generated by a channel in correspondence with its local self- trigger (that is the output of the leading edge discriminator). Other triggers are inhibited for the overall Trigger Hold-Off duration

Address 0x1n74, 0x8074

Bit	Description
[9:0]	Set the Trigger Hold-Off width in steps of 2 times the sampling clock unit (4 ns), i.e. 8 ns.
[31:10]	Reserved

Threshold for the PSD cut

Sets the PSD threshold to online select events according to their PSD value. PSD ranges from 0 to 1.

Address 0x1n78, 0x8078

Bit	Description
	Set the PSD threshold value. The desired value has to be multiplied by 1024. For example for
[9:0]	a PSD threshold of 0.12, write 122 (= 0.12 * 1024).
	Set bits[28:27] of register 0x1n80 to enable the cut on gamma or neutron respectively.
[31:10]	Reserved

PUR-GAP Threshold

A pile-up event is detected when there is a situation of "peak-valley-peak" inside the same gate. The gap between the valley and the peak can be programmed through this register. Refer to the DPP-PSD User Manual for additional details.

Address 0x1n7C, 0x807C

Bit	Description
[11:0]	PUR-GAP value in LSB units, where 1 LSB = 0.49 mV.
[31:12]	Reserved

DPP Algorithm Control

Management of the DPP algorithm features

Address 0x1n80, 0x8080

Bit	Description
	Charge Sensitivity: defines how many fC of charge correspond to one channel of the energy
	spectrum. Options are:
[1:0]	00: 40 fC;
	01: 160 fC;
	10: 640 fC;
	11: 2.56 pC.
[3:2]	Reserved
	Charge Pedestal: when enabled a fixed value of 1024 is added to the charge. This feature is
[4]	useful in case of energies close to zero.
	Trigger Counting. Options are:
	0 (default value): the shaped trigger used for TRG-OUT and coincidences reflects only the
r=1	accepted self-triggers, i.e. the real events saved into memory;
[5]	1: the shaped trigger used for TRG-OUT and coincidences reflects all the self- triggers, even
	those of rejected events (for example consecutive events on the same gate, or events
	occurring during the board busy condition).
[6]	Reserved
	Enable Extended Time Stamp. When this option is enabled, additional 15 bits of Time Stamp
	are recorded into the EXTRAS word of the Event Data format. Refer to the DPP-PSD User
[7]	Manual for additional details. Also bit[17] of register 0x8000 should be enabled. Options are:
	0: disabled;
	1: enabled.
	Internal Test Pulse. It is possible to enable an internal test pulse for debugging purposes. The
	ADC counts are replaced with the built-in pulse emulator. Options are:
[8]	0: disabled.
	1: enabled.
	Test Pulse Rate. Set the rate of the built-in test pulse emulator. Options are:
	00: 1 kHz;
[10:9]	01: 10 kHz;
	10: 100 kHz;
	11: 1 MHz.
[15:11]	Reserved
	Pulse Polarity. Options are:
[16]	0: positive pulse;
	1: negative pulse.
[17]	Reserved
	Trigger Mode. Options are:
	00: Normal mode. Each channel can self-trigger independently from the other channels.
	01: Coincidence mode. Each channel saves the event only when a validation signal occurs
[19:18]	inside the shaped trigger coincidence window.
	10: Reserved.
	11: Anti-coincidence mode. Each channel saves the event only when no validation signal
	occurs inside the shaped trigger coincidence window.
	Baseline Mean. Sets the number of events for the baseline mean calculation. Options are:
	000: Fixed: the baseline value is fixed to the value set in register 0x1n64;
[22.22]	001: 8 samples;
[22:20]	010: 32 samples;
	011: 128 samples;
	other options are reserved.
[23]	Reserved

[24]	Disable Self Trigger. When disabled, the self-trigger is still propagated to the mother board for coincidence logic and TRG-OUT front panel connector, though it is not used by the channel to acquire the event. Options are: 0: self-trigger used to acquire and propagated to the trigger logic; 1: self-trigger only propagated to the trigger logic.
[25]	Reserved
[26]	Pile-Up Rejection. Events flagged as pile-up are completely rejected and they are no more available for readout. See the DPP-PSD User Manual for additional details. Options are: 0: disabled; 1: enabled.
[27]	Enable PSD cut below threshold (to cut on gammas)
[28]	Enable PSD cut above threshold (to cut on neutrons).
[31:29]	Reserved

Channel n Status

This register contains the status information of channel n.

Address 0x1n88 Mode R Attribute I

Bit	Description
[1:0]	Reserved
[2]	If 1, the SPI bus is busy, and it is not possible to access registers 0x1nB4 and 0x1nB8
[31:3]	Reserved

AMC Firmware Revision

Returns the DPP firmware revision (mezzanine level).

To control the mother board firmware revision see register 0x8124.

For example: if the register value is 0xC3218303:

- Firmware Code and Firmware Revision are 131.3;
- Build Day is 21;
- Build Month is March;
- Build Year is 2012.

Note: since 2016 the build year started again from 0.

Address 0x1n8C Mode R Attribute I

Bit	Description
[7:0]	Firmware revision number
[15:8]	Firmware DPP code. Each DPP firmware has a unique code.
[19:16]	Build Day (lower digit)
[23:20]	Build Day (upper digit)
[27:24]	Build Month. For example: 3 means March, 12 is December.
[31:28]	Build Year. For example: 0 means 2000, 12 means 2012. Note: since 2016 the build year
	started again from 0.

DC Offset

This register allows to adjust the baseline position (i.e. the 0 Volt) of the input signal on the ADC scale. The ADC scale ranges from 0 to 2^{NBit} - 1, where NBit is the number of bits of the on-board ADC. The DAC controlling the DC Offset has 16 bits, i.e. it goes from 0 to 65535 independently from the NBit value and the board type.

Typically a DC Offset value of 32K (DAC mid-scale) corresponds to about the ADC mid-scale. Increasing values of DC Offset make the baseline decrease. The range of the DAC is about 5% (typ.) larger than the ADC range, hence DAC settings close to 0 and 64K correspond to ADC respectively over and under range.

WARNING: before writing this register, it is necessary to check that bit[2] = 0 at 0x1n88, otherwise the writing process will not run properly!

Address 0x1n98, 0x8098

Bit	Description
[15:0]	DC Offset value in DAC LSB unit
[31:16]	Reserved

Board Configuration

This register contains general settings for the board configuration.

Address 0x8000, 0x8004 (BitSet), 0x8008 (BitClear)

Bit	Description
[0]	Reserved: must be 0.
[1]	Reserved: must be 0
[2]	Trigger Propagation: enables the propagation of the individual trigger from mother board individual trigger logic to the mezzanine. This is required in case of coincidence trigger mode
[3]	Reserved: must be 0
[4]	Reserved: must be 1.
[7:5]	Reserved: must be 0
[8]	Individual trigger: must be 1
[10:9]	Reserved: must be 0
[11]	Dual Trace: in oscilloscope or mixed mode, it is possible to plot two different waveforms, i.e. the Input and the Baseline. When the dual trace is enabled, the samples of the two signals are interleaved, thus each waveform is recorded at half of the ADC frequency. When disabled only the Input is recorded at the ADC frequency. Options are: 0: disabled; 1: enabled.
[15:12]	Reserved
[16]	Waveform Recording: enables the data recording of the waveform. The user must define the number of samples to be saved in the Record Length (register 0x1n20). According to the Analog Probe option one or two waveforms are saved. Options are: 0: disabled; 1: enabled.
[17]	Extras Recording: when enabled the EXTRAS word is saved into the event data. Refer to the "Channel Aggregate Data Format" chapter of the DPP User Manual for more details about the EXTRAS word. Options are: 0: disabled; 1: enabled.
[18]	Time Stamp Recording: enables the recording of the time stamp in the Channel Aggregate Data format. Options are: 0: disabled; 1: enabled.
[19]	Charge Recording: enables the recording of the charge in the Channel Aggregate Data format. Options are: 0: disabled; 1: enabled.
[22:20]	Reserved

	Digital Virtual Probe 3: when the mixed or oscilloscope mode are enabled, the following digital virtual probes can be selected:
	000 = "External Trigger";
	001 = "Over Threshold", digital signal that is 1 when the input signal is over the requested threshold;
	010 = "Shaped TRG", logic signal of programmable width generated by a channel in
	correspondence with its local self- trigger. It is used to propagate the trigger to the other
[25:23]	channels of the board and to other external boards, as well as to feed the coincidence trigger logic;
	011 = "TRG Val. Acceptance Win.", logic signal corresponding to the time window where the
	coincidence validation is accepted. The validation enables the event dump into the memory;
	100 = "Pile Up", logic pulse set to 1 when a pile-up event occurred;
	101 = "Coincidence", logic pulse set to 1 when a coincidence occurred;
	110 = Reserved;
	111 = Reserved
	Digital Virtual Probe 4: when the mixed or oscilloscope mode are enabled, the following
	digital virtual probes can be selected:
	000 = "Short Gate";
	001 = "Over Threshold", digital signal that is 1 when the input signal is over the requested
	threshold;
	010 = "TRG Validation", logic signal corresponding to the time window where the coincidence
[28:26]	validation is accepted. The validation enables the event dump into the memory;
[20.20]	011 = "TRG HoldOff", logic signal of programmable width generated by a channel in
	correspondence with its local self- trigger. Other triggers are inhibited for the overall Trigger
	Hold-Off duration;
	100 = "Pile Up", logic pulse set to 1 when a pile up event occurred;
	101 = "Coincidence", logic pulse set to 1 when a coincidence occurred;
	110 = Reserved;
	111 = Reserved.
[31:29]	Reserved: must be 0

Aggregate Organization

The internal memory of the digitizer can be divided into a programmable number of aggregates, where each aggregate contains a specific number of events. This register defines how many aggregates can be contained in the memory. Note: this register must not be modified while the acquisition is running.

Address 0x800C Mode R/W Attribute C

Bit	Description
[3:0]	Aggregate Organization Nb: the number of aggregates is equal to N_aggr = 2 ^{Nb} . The corresponding values of Nb and N_aggr are: Nb: N_aggr 0x0 - 0x1: Not used 0x2 : 4 0x3 : 8 0x4 : 16 0x5 : 32 0x6 : 64 0x7 : 128 0x8 : 256 0x9 : 512 0xA : 1024
[31:4]	Reserved: must be 0

Record Length

Sets the record length for the waveform acquisition

Address 0x8020 Mode R/W Attribute C

Bit	Description
	Number of samples in the waveform according to the formula Ns = $N * 8$, where Ns is the
[11:0]	record length and N is the register value. For example, write N = 3 to acquire 24 samples.
	Each sample corresponds to 4 ns.
[31:12]	Reserved

Number of Events per Aggregate

Each channels has a fixed amount of RAM memory to save the events. The memory is divided into a programmable number of buffer, called "aggregates", whose number of events can be programmed by this register.

Address 0x8034 Mode R/W Attribute C

Bit	Description
[9:0]	Number of events per aggregate. Maximum value is 1023.
[31:10]	Reserved

Pre Trigger

The Pre Trigger defines the number of samples before the trigger in the waveform saved into memory.

Address 0x8038 Mode R/W Attribute C

Bit	Description
	Number of samples Ns of the Pre Trigger width. The value is expressed in steps of sampling
[8:0]	frequency (4 ns).
	NOTE: the Pre Trigger value must be greater than the Gate Offset value by at least 32 ns.
[31:9]	Reserved

Acquisition Control

This register configures the acquisition settings

Address 0x8100 Mode R/W Attribute C

Bit	Description
	Start/Stop Mode Selection (default value is 00).
	Options are:
	00 = SW CONTROLLED. Start/stop of the run takes place on software command by
	setting/resetting bit[2] of this register;
	01 = S-IN/GPI CONTROLLED (S-IN for VME, GPI for Desktop/NIM). If the acquisition is armed
	(i.e. bit[2] = 1), then the acquisition starts when S-IN/GPI is asserted and stops when S-IN/GPI
[1:0]	returns inactive. If bit[2] = 0, the acquisition is always off;
	10 = FIRST TRIGGER CONTROLLED. If the acquisition is armed (i.e. bit[2] = 1), then the run
	starts on the first trigger pulse (rising edge on TRG-IN); this pulse is not used as input trigger,
	while actual triggers start from the second pulse. The stop of Run must be SW controlled (i.e.
	bit[2] = 0);
	11 = LVDS CONTROLLED (VME only). It is like option 01 but using LVDS (RUN) instead of S-IN.
	The LVDS can be set using registers 0x811C and 0x81A0.
	Acquisition Start/Arm (default value is 0).
	When bits[1:0] = 00, this bit acts as a Run Start/Stop. When bits[1:0] = 01, 10, 11, this bit
[2]	arms the acquisition and the actual Start/Stop is controlled by an external signal.
	Options are:
	0 = Acquisition STOP (if bits[1:0]=00); Acquisition DISARMED (others); 1 = Acquisition RUN (if bits[1:0]=00); Acquisition ARMED (others).
	Trigger Counting Mode. Through this bit it is possible to count the reading requests from channels to mother board. The reading requests may come from the following options:
[3]	0 = accepted triggers from combination of channels;
	1 = triggers from combination of channels, in addition to TRG-IN and SW TRG.
[5:4]	Reserved
[5.4]	PLL Reference Clock Source (Desktop/NIM only). Default value is 0.
	Options are:
[6]	0 = internal oscillator (50 MHz);
[0]	1 = external clock from front panel CLK-IN connector.
	NOTE: this bit is reserved in case of VME boards.
[31:7]	Reserved
[31./]	NESCI VEG

Acquisition Status

This register monitors a set of conditions related to the acquisition status.

Address 0x8104 Mode R Attribute C

[1:0] Reserved. Acquisition Status. Options are: 0 = acquisition is stopped ('RUN' led is off); 1 = acquisition is running ('RUN' led lits). Event Ready. Indicates if any event are available for readout. Options are: 0 = no event is available for readout. NOTE: the status of this bit must be considered when managing the readout from the digitizer. Event Full. Indicates if at least one channel has reached the FULL condition. Options are: 0 = no channel has reached the FULL condition; 1 = the maximum number of events to be read is reached. Clock Source. Indicates the clock source status. Options are: 0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL hasn't had any unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register OkEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur.	Bit	Description
[2] 0 = acquisition is stopped ("RUN' led is off); 1 = acquisition is running ("RUN' led lits). Event Ready. Indicates if any event are available for readout. Options are: 0 = no event is available for readout; 1 = at least one event is available for readout. NOTE: the status of this bit must be considered when managing the readout from the digitizer. Event Full. Indicates if at least one channel has reached the FULL condition. Options are: 0 = no channel has reached the FULL condition; 1 = the maximum number of events to be read is reached. Clock Source. Indicates the clock source status. Options are: 0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is not active ("PLL BYPS' is off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ("PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL hasn't had any unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register OxEFO4. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur.	[1:0]	Reserved.
1 = acquisition is running ('RUN' led lits). Event Ready. Indicates if any event are available for readout. Options are: 0 = no event is available for readout. NOTE: the status of this bit must be considered when managing the readout from the digitizer. Event Full. Indicates if at least one channel has reached the FULL condition. Options are: 0 = no channel has reached the FULL condition; 1 = the maximum number of events to be read is reached. Clock Source. Indicates the clock source status. Options are: 0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL ByPS' LED. Options are: 0 = PLL bypass mode is not active ('PLL ByPS' is off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL ByPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLU Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL hasn't had any unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition: NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur.		Acquisition Status. Options are:
Event Ready. Indicates if any event are available for readout. Options are: 0 = no event is available for readout; 1 = at least one event is available for readout. NOTE: the status of this bit must be considered when managing the readout from the digitizer. Event Full. Indicates if at least one channel has reached the FULL condition. Options are: 0 = no channel has reached the FULL condition; 1 = the maximum number of events to be read is reached. Clock Source. Indicates the clock source status. Options are: 0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is not active ('PLL BYPS' is 'Off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 1	[2]	0 = acquisition is stopped ('RUN' led is off);
Options are: 0 = no event is available for readout; 1 = at least one event is available for readout. NOTE: the status of this bit must be considered when managing the readout from the digitizer. Event Full. Indicates if at least one channel has reached the FULL condition. Options are: 0 = no channel has reached the FULL condition; 1 = the maximum number of events to be read is reached. Clock Source. Indicates the clock source status. Options are: 0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is not active ('PLL BYPS' is off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL hasn't had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition; 1 = board is ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur.		1 = acquisition is running ('RUN' led lits).
[3] 0 = no event is available for readout; 1 = at least one event is available for readout. NOTE: the status of this bit must be considered when managing the readout from the digitizer. Event Full. Indicates if at least one channel has reached the FULL condition. Options are: 0 = no channel has reached the FULL condition; 1 = the maximum number of events to be read is reached. Clock Source. Indicates the clock source status. Options are: 0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is not active ('PLL BYPS' is off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL hasn't had any unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register OxEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition; 1 = board is ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur.		Event Ready. Indicates if any event are available for readout.
1 = at least one event is available for readout. NOTE: the status of this bit must be considered when managing the readout from the digitizer. Event Full. Indicates if at least one channel has reached the FULL condition. Options are: 0 = no channel has reached the FULL condition; 1 = the maximum number of events to be read is reached. Clock Source. Indicates the clock source status. Options are: 0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is not active ('PLL BYPS' is off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL hasn't had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register OxEFO4. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition; 1 = board is ready to start the acquisition; NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur.		'
NOTE: the status of this bit must be considered when managing the readout from the digitizer. Event Full. Indicates if at least one channel has reached the FULL condition. Options are: 0 = no channel has reached the FULL condition; 1 = the maximum number of events to be read is reached. Clock Source. Indicates the clock source status. Options are: 0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is not active ('PLL BYPS' is off); [6] 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register OxEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is ready to start the acquisition; 1 = board is ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur.	[3]	,
Event Full. Indicates if at least one channel has reached the FULL condition. Options are: 0 = no channel has reached the FULL condition; 1 = the maximum number of events to be read is reached. Clock Source. Indicates the clock source status. Options are: 0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is not active ('PLL BYPS' is off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register OXEFO4. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur.		
[4] Options are: 0 = no channel has reached the FULL condition; 1 = the maximum number of events to be read is reached. Clock Source. Indicates the clock source status. Options are: 0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is not active ('PLL BYPS' is off); 1 = PLL bypass mode is not active ('PLL BYPS' is off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur.		
1		
1 = the maximum number of events to be read is reached. Clock Source. Indicates the clock source status. Options are: 0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is not active ('PLL BYPS' is off); [6] 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register OxEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur.	[4]	'
Clock Source. Indicates the clock source status. Options are: 0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is not active ('PLL BYPS' is off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.		
Options are: 0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is not active ('PLL BYPS' is off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur.		
0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is not active ('PLL BYPS' is off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur.		
1 = external (PLL uses the external clock on CLK-IN connector as reference). PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is not active ('PLL BYPS' is off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.	[5]	'
PLL Bypass Mode. This bit drives the front panel 'PLL BYPS' LED. Options are: 0 = PLL bypass mode is not active ('PLL BYPS' is off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.		· ·
Options are: 0 = PLL bypass mode is not active ('PLL BYPS' is off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.		
0 = PLL bypass mode is not active ('PLL BYPS' is off); 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.		
[6] 1 = PLL bypass mode is active and the VCXO frequency directly drives the clock distribution chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: [7] 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.		'
chain ('PLL BYPS' lits). WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.	[6]	
WARNING: before operating in PLL Bypass Mode, it is recommended to contact CAEN for feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved. SUN (VME boards) or GPL (DT/NIM boards) Status, Reads the current logical level on SUN (GPL)	[6]	'''
feasibility. PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.		· ·
PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.		
Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.		,
[7] 0 = PLL has had an unlock condition since the last register read access; 1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.		
1 = PLL hasn't had any unlock condition since the last register read access. NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.	[7]	· ·
NOTE: flag can be restored to 1 via read access to register 0xEF04. Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.	1.1	
Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.		,
correctly synchronised). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved.		
[8] 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved. S-IN (VME boards) or GPI (DT/NIM boards) Status, Reads the current logical level on S-IN (GPI)		
1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved. S-IN (VME boards) or GPI (DT/NIM boards) Status, Reads the current logical level on S-IN (GPI).		Options are:
1 = board is ready to start the acquisition. NOTE: this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved. S-IN (VME boards) or GPI (DT/NIM boards) Status, Reads the current logical level on S-IN (GPI)	[0]	0 = board is not ready to start the acquisition;
immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur. [14:9] Reserved. [S-IN (VME boards) or GPI (DT/NIM boards) Status, Reads the current logical level on S-IN (GPI)	[8]	1 = board is ready to start the acquisition.
mode setting and Acquisition start might occur. [14:9] Reserved. SLIN (VME boards) or GPI (DT/NIM boards) Status, Reads the current logical level on SLIN (GPI)		NOTE: this bit should be checked after software reset to ensure that the board will enter
[14:9] Reserved. SLIN (VME boards) or GPI (DT/NIM boards) Status, Reads the current logical level on SLIN (GPI)		immediately in run mode after the RUN mode setting; otherwise, a latency between RUN
SLIN (VME hoards) or GPI (DT/NIM hoards) Status, Peads the current logical level on SLIN (GPI)		mode setting and Acquisition start might occur.
S-IN (VME boards) or GPI (DT/NIM boards) Status. Reads the current logical level on S-IN (GPI)	[14:9]	Reserved.
	[15]	S-IN (VME boards) or GPI (DT/NIM boards) Status. Reads the current logical level on S-IN (GPI)
[15] front panel connector.	[12]	front panel connector.
[16] TRG-IN Status. Reads the current logical level on TRG-IN front panel connector.	[16]	TRG-IN Status. Reads the current logical level on TRG-IN front panel connector.
[31:17] Reserved	[31:17]	Reserved

Software Trigger

Writing this register causes a software trigger generation which is propagated to all the enabled channels of the board.

Address 0x8108 Mode W Attribute C

Bit	Description
[31:0]	Write whatever value to generate a software trigger.

Global Trigger Mask

This register sets which signal can contribute to the global trigger generation.

Address 0x810C Mode R/W Attribute C

Bit	Description
[0]	Enables the trigger request from channel 0 to partecipate to the global trigger logic. Options are: 0 = disabled; 1 = enabled.
[1]	Enables the trigger request from channel 1 to partecipate to the global trigger logic. Options are: 0 = disabled; 1 = enabled.
[19:2]	Reserved
[23:20]	Majority Coincidence Window. Sets the time window (8 ns steps) for the majority coincidence. Majority level must be set different from 0 through bits[26:24].
[26:24]	Majority Level. Sets the majority level for the global trigger generation. Allowed level values are 0 and 1. For a level m, the trigger fires when at least m+1 of the trigger requests are generated by the enabled channels (bits [1:0]).
[29:27]	Reserved
[30]	External Trigger. When enabled, the external trigger on TRG-IN participates to the global trigger generation in logic OR with the other enabled signals (bit[31] and bits[1:0]). Options are: 0 = disabled; 1 = enabled.
[31]	Software Trigger. When enabled, the software trigger participates to the global trigger signal generation in logic OR with the other enabled signals (bit[30] and bits[1:0]). Options are: 0 = disabled; 1 = enabled.

Front Panel TRG-OUT (GPO) Enable Mask

This register sets which signal can contribute to generate the signal on the front panel TRG-OUT LEMO connector (GPO in case of DT and NIM boards).

Address 0x8110 Mode R/W Attribute C

Bit	Description
	Enables the trigger request from channel 0 to participate to the TRG-OUT logic. Options are:
[0]	0 = disabled;
	1 = enabled.
	Enables the trigger request from channel 1 to partecipate to the TRG-OUT logic. Options are:
[1]	0 = disabled;
	1 = enabled.
[3:2]	Reserved
[7:4]	Reserved
	TRG-OUT (GPO) Generation Logic. The enabled trigger requests can be combined to generate
	the TRG-OUT (GPO) signal.
	Options are:
[9:8]	00 = OR;
	01 = AND;
	10 = Majority;
	11 = Reserved.
	Majority Level. Sets the majority level for the TRG-OUT (GPO) signal generation. Allowed level
[12:10]	values are 0 and 1. For a level m, the trigger fires when at least m+1 of the trigger requests
	are generated by the enabled channels (bits [1:0]).
[29:14]	Reserved
	External Trigger. When enabled, the external trigger on TRG-IN can participate in the TRG-OUT
	(GPO) signal generation in logic OR with the other enabled signals (bit[31] and bits[1:0]).
[30]	Options are:
	0 = disabled;
	1 = enabled.
	Software Trigger. When enabled, the software trigger can participate in the TRG-OUT (GPO)
	signal generation in logic OR with the other enabled signals (bit[30] and bits[1:0]).
[31]	Options are:
	0 = disabled;
	1 = enabled.

Front Panel I/O Control

This register manages the front panel I/O connectors.

Address 0x811C Mode R/W Attribute C

Bit	Description
[0]	LEMO I/Os Electrical Level. This bit sets the electrical level of the front panel LEMO connectors: TRG-IN, TRG-OUT (GPO in case of DT and NIM boards), S-IN (GPI in case of DT and NIM boards). Options are: 0 = NIM I/O levels; 1 = TTL I/O levels.
[9:1]	Reserved
[10]	TRG-IN control. The board trigger logic can be synchronized either with the edge of the TRG-IN signal, or with its whole duration. Note: this bit must be used in conjunction with bit[11] = 0. Options are: 0 = trigger is synchronized with the edge of the TRG-IN signal; 1 = trigger is synchronized with the whole duration of the TRG-IN signal.
[11]	TRG-IN to Mezzanines (channels). Options are: 0 = TRG-IN signal is processed by the motherboard and sent to mezzanine (default). The trigger logic is then synchronized with TRG-IN; 1 = TRG-IN is directly sent to the mezzanines with no mother board processing nor delay. This option can be useful when TRG-IN is used to veto the acquisition. NOTE: if this bit is set to 1, then bit[10] is ignored.
[13:12]	Reserved.
[14]	Force TRG-OUT (GPO). This bit can force TRG-OUT (GPO in case of DT and NIM boards) test logical level if bit[15] = 1. Options are: 0 = Force TRG-OUT (GPO) to 0; 1 = Force TRG-OUT (GPO) to 1.
[15]	TRG-OUT (GPO) Mode. Options are: 0 = TRG-OUT (GPO) is an internal signal (according to bits[17:16]); 1= TRG-OUT (GPO) is a test logic level set via bit[14].
[17:16]	TRG-OUT (GPO) Mode Selection. Options are: 00 = Trigger: TRG-OUT/GPO propagates the internal trigger sources according to register 0x8110; 01 = Motherboard Probes: TRG-OUT/GPO is used to propagate signals of the motherboards according to bits[19:18]; 10 = Channel Probes: TRG-OUT/GPO is used to propagate signals of the mezzanines (Channel Signal Virtual Probe); 11 = S-IN (GPI) propagation.
[19:18]	Motherboard Virtual Probe Selection (to be propagated on TRG- OUT/GPO). Options are: 00 = RUN: the signal is active when the acquisition is running. This option can be used with VME boards to synchronize the start/stop of the acquisition through the TRG-OUT->TR-IN or TRG-OUT->S-IN daisy chain; 01 = CLKOUT: this clock is synchronous with the sampling clock of the ADC and this option can be used to align the phase of the clocks in different boards; 10 = CLK Phase; 11 = BUSY_UNLOCK: this is the board BUSY in case of ROC FPGA firmware rel. 4.5 or lower. This probe can be selected according to bit[20].

	DUCK THE COLO. I TO SEE THE TRUCK THE COLO.
	BUSY_UNLOCK Select. Selects the BUSY_UNLOCK signal type to be propagated on TRG-OUT
	(GPO) when bits[19:18] = 11.
[20]	Options are:
[20]	0 = Board BUSY;
	1 = PLL Lock Loss.
	NOTE: this bit is reserved in case of ROC FPGA firmware rel. 4.5 or lower.
	Pattern Configuration. Configures the information given by the 16-bit PATTERN field in the
	header of the event format.
	Option are:
	00 = PATTERN: 16-bit pattern latched on the 16 LVDS signals as one trigger arrives (default);
	01 = EVENT TRIGGER SOURCE: 16-bit PATTERN indicates the trigger source causing the event
	acquisition;
[22:21]	10 = EXTENDED TRIGGER TIME TAG: enables the Trigger Time Tag information over 48 bits.
	The 16 most significant bits are given by the 16-bit PATTERN field, while the remaining 32
	ones are given by the TRIGGER TIME TAG information in the header of the event format
	(roll-over bit is not managed).
	11 = NOT USED: if configured, it acts like 00 setting.
	NOTE: Refer to the Event Structure section of the digitizer User Manual for a complete
	information.
[31:23]	Reserved.
[]	

Channel Enable Mask

This register enables/disables selected channels to participate in the event readout. Disabled channels are not operative.

WARNING: this register must not be modified while the acquisition is running.

Address 0x8120 Mode R/W Attribute C

Bit	Description
[1:0]	Bit n can enable/disable selected channel n to partecipate to the event readout. Options are: 0: disabled; 1: enabled.
[31:2]	Reserved

ROC FPGA Firmware Revision

This register contains information on the motherboard firmware revision (ROC FPGA) in the format X.Y, and the revision date in the format Y/M/DD.

Note that nibble code for the year makes this information to roll over each 16 years.

EXAMPLE 1: revision 3.08, November 12th, 2007 is 0x7B120308.

EXAMPLE 2: revision 4.09, March 7th, 2016 is 0x03070409.

Address 0x8124 Mode R Attribute C

Bit	Description
[7:0]	Firmware Minor Revision Number (Y).
[15:8]	Firmware Major Revision Number (X).
[31:16]	Revision Date.

Software Clock Sync

At power-on, a Sync command is issued by the firmware to the ADCs to synchronize all of them to the clock of the board. In the standard operating, this command is not required to be repeated by the user.

A write access to this register (any value) forces the PLL to re-align all the clock outputs with the reference clock.

EXAMPLE: in case of Daisy chain clock distribution among VME boards, during the initialization and configuration, the reference clocks along the Daisy chain can be unstable and a temporary loss of lock may occur in the PLLs; although the lock is automatically recovered once the reference clocks return stable, it is not guaranteed that the phase shift returns to a known state. This command allows the board to restore the correct phase shift between the CLK-IN and the internal clocks.

NOTE: this register is supported by VME boards only.

NOTE: the command must be issued starting from the first to the last board in the clock chain.

NOTE: if a Sync command is intentionally issued, the user must consider that a new channels calibration procedure is needed for a correct board operating (see 0x809C).

Address 0x813C Mode W Attribute C

Bit	Description
[31:0]	Write whatever value to generate a Sync command.

Board Info

This register contains the specific information of the board, such as the digitizer family, the channel memory size and the channel density.

Address 0x8140 Mode R Attribute C

Bit	Description
[23:16]	Equipped Channels Number, i.e. 2.
[31:24]	Reserved.

Event Size

This register contains the current available event size in 32-bit words. The value is updated after a complete readout of each event.

Address 0x814C Mode R Attribute C

Bit	Description
[31:0]	Event Size (32-bit words).

Fan Speed Control

This register manages the fan speed control in order to guarantee an appropriate cooling according to the internal temperature variations (Desktop boards only).

NOTE: from revision 4 of the motherboard PCB (see register 0xF04C of the Configuration ROM), the automatic fan speed control has been implemented, and it is supported by ROC FPGA firmware revision greater than 4.4 (see register 0x8124).

Independently of the revision, the user can set the fan speed high by setting bit[3] = 1. Setting bit[3] = 0 will restore the automatic control for revision 4 or higher, or the low fan speed in case of revisions lower than 4.

NOTE: this register is supported by Desktop (DT) boards only.

Address 0x8168 Mode R/W Attribute C

Bit	Description
[2:0]	Reserved: Must be 0.
	Fan Speed Mode.
[3]	Options are:
[5]	0 = slow speed or automatic speed tuning;
	1 = high speed.
[5:4]	Reserved: Must be 1.
[31:6]	Reserved: Must be 0.

Run/Start/Stop Delay

When the start of Run is given synchronously to several boards connected in Daisy chain, it is necessary to compensate for the delay in the propagation of the Start (or Stop) signal through the chain. This register sets the delay, expressed in trigger clock cycles between the arrival of the Start signal at the input of the board (either on S-IN/GPI or TRG-IN) and the actual start of Run. The delay is usually zero for the last board in the chain and rises going backwards along the chain.

Address 0x8170 Mode R/W Attribute C

Bit	Description
[31:0]	Delay (in units of 8 ns).

Board Failure Status

This register monitors a set of board errors. In case of a failure, bit[26] in the second word of the event format header is set to 1 during data readout (refer to the digitizer User Manual for event structure description). Reading at this register checks which kind of error occurred.

NOTE: in case of problems with the board, the user is recommended to contact CAEN for support.

Address 0x8178 Mode R Attribute C

Bit	Description
	Internal Communication Timeout.
[0.6]	Options are:
[3:0]	0000 = no error;
	Others = Timeout Error occurred.
	PLL Lock Loss.
[4]	Options are:
[4]	0 = no error;
	1 = PLL Lock Loss occurred.
[31:5]	Reserved

Disable External Trigger

The External Trigger on TRG-IN connector can be disabled through this register. Any functionality related to TRG-IN is disabled as well.

Address 0x817C Mode R/W Attribute C

Bit	Description
	Options are:
[0]	0: external trigger enabled;
	1: external trigger disabled.
[31:1]	Reserved

Trigger Validation Mask

Sets the trigger validation logic

Address 0x8188 (ch0), 0x818C (ch1)

Mode R/W Attribute I

Bit	Description
[3:0]	Sets the trigger request that partecipates to the generation of the trigger validation signal. Options are: 0000: reserved; 0010: reserved; 0100: channel 0; 1000: channel 1.
[7:4]	Reserved
[9:8]	Operation Mask. Sets the logic operation among the enabled trigger request signals. Options are: 00: OR; 01: AND; 10: majority; 11: reserved.
[12:10]	Majority Level. Allowed level values are 0 and 1. For a level m, the trigger fires when at least m+1 of the trigger requests are generated by the enabled channels (bits [3:0]).
[29:13]	Reserved
[30]	External Trigger: when enabled the external trigger from TRG-IN front panel connector partecipates to the trigger validation generation (in logic OR). Options are: 0: disabled; 1: enabled.
[31]	Software Trigger: when enabled the software trigger partecipates to the trigger validation generation (in logic OR). Options are: 0: disabled; 1: enabled.

Readout Control

This register is mainly intended for VME boards, anyway some bits are applicable also for DT and NIM boards.

Address 0xEF00 Mode R/W Attribute C

Bit	Description
[2:0]	Reserved
	Optical Link Interrupt Enable.
[2]	Options are:
[3]	0 = Optikal Link interrupts are disabled;
	1 = Optical Link interrupts are enabled.
[31:4]	Reserved

Readout Status

This register contains information related to the readout.

Address 0xEF04 Mode R Attribute C

Bit	Description
	Event Ready. Indicates if there are events stored ready for readout.
[0]	Options are:
[O]	0 = no data ready;
	1 = event ready.
	Output Buffer Status. Indicates if the Output Buffer is in Full condition.
[1]	Options are:
[+]	0 = the Output Buffer is not FULL;
	1 = the Output Buffer is FULL.
	Bus Error (VME boards) / Slave-Terminated (DT/NIM boards) Flag.
	Options are:
	0 = no Bus Error occurred (VME boards) or no terminated transfer (DT/NIM boards);
[2]	1 = a Bus Error occurred (VME boards) or one transfer has been terminated by the digitizer in
	consequence of an unsupported register access or block transfer prematurely terminated in
	event aligned readout (DT/NIM).
	NOTE: this bit is reset after register readout at 0xEF04.
[31:3]	Reserved.

Aggregate Number per BLT

This register sets the maximum number of complete aggregates which has to be transferred for each block transfer (via VME BLT/CBLT cycles or block readout through Optical Link).

Address 0xEF1C Mode R/W Attribute C

Bit	Description
[7:0]	Number of complete aggregates to be transferred for each block transfer (BLT).
[31:8]	Reserved

Scratch

This register can be used to write/read words for test purposes.

Address 0xEF20 Mode R/W Attribute C

Bit	Description
[31:0]	SCRATCH.

Software Reset

All the digitizer registers can be set back to their default values on software reset command by writing any value at this register, or by system reset from backplane in case of VME boards.

Address 0xEF24 Mode W Attribute C

Bit	Description
[31:0]	Whatever value written at this location issues a software reset. All registers are set to their
[51.0]	default values (actual settings are lost).

Software Clear

All the digitizer internal memories are cleared:

- automatically by the firmware at the start of each run;
- on software command by writing at this register;
- by hardware (VME boards only) through the LVDS interface properly configured.

A clear command doesn't change the registers actual value, except for resetting the following registers:

- Event Stored;
- Event Size;
- Channel n Buffer Occupancy.

Address 0xEF28 Mode W Attribute C

Bit	Description
[31:0]	Whatever value written at this location generates a software clear.

Configuration Reload

A write access of any value at this location causes a software reset, a reload of Configuration ROM parameters and a PLL reconfiguration.

Address 0xEF34 Mode W Attribute C

Bit	Description
[31:0]	Write whatever value to perform a software reset, a reload of Configuration ROM parameters
[51.0]	and a PLL reconfiguration.

Configuration ROM Checksum

Thi register contains information on 8-bit checksum of Configuration ROM space.

Address 0xF000 Mode R Attribute C

Bit	Description
[7:0]	Checksum.
[31:8]	Reserved.

Configuration ROM Checksum Length BYTE 2

This register contains information on the third byte of the 3-byte checksum length (i.e. the number of bytes in Configuration ROM to checksum).

Address 0xF004 Mode R Attribute C

Bit	Description
[7:0]	Checksum Length: bits[23:16].
[31:8]	Reserved.

Configuration ROM Checksum Length BYTE 1

This register contains information on the second byte of the 3-byte checksum length (i.e. the number of bytes in Configuration ROM to checksum).

Address 0xF008 Mode R Attribute C

Bit	Description
[7:0]	Checksum Length: bits[15:8].
[31:8]	Reserved.

Configuration ROM Checksum Length BYTE 0

This register contains information on the first byte of the 3-byte checksum length (i.e. the number of bytes in Configuration ROM to checksum).

Address 0xF00C Mode R Attribute C

Bit	Description
[7:0]	Checksum Length: bits[7:0].
[31:8]	Reserved.

Configuration ROM Constant BYTE 2

This register contains the third byte of the 3-byte constant.

Address 0xF010 Mode R Attribute C

Bit	Description
[7:0]	Constant: bits[23:16] = 0x83.
[31:8]	Reserved.

Configuration ROM Constant BYTE 1

This register contains the second byte of the 3-byte constant.

Address 0xF014 Mode R Attribute C

Bit	Description
[7:0]	Constant: bits[15:8] = 0x84.
[31:8]	Reserved.

Configuration ROM Constant BYTE 0

This register contains the first byte of the 3-byte constant.

Address 0xF018 Mode R Attribute C

Bit	Description
[7:0]	Constant: bits[7:0] = 0x01.
[31:8]	Reserved.

Configuration ROM C Code

This register contains the ASCII C character code (identifies this as CR space).

Address 0xF01C Mode R Attribute C

Bit	Description
[7:0]	ASCII 'C' Character Code.
[31:8]	Reserved.

Configuration ROM R Code

This register contains the ASCII R character code (identifies this as CR space).

Address 0xF020 Mode R Attribute C

Bit	Description
[7:0]	ASCII 'R' Character Code.
[31:8]	Reserved.

Configuration ROM IEEE OUI BYTE 2

This register contains information on the third byte of the 3-byte IEEE Organizationally Unique Identifier (OUI).

Address 0xF024 Mode R Attribute C

Bit	Description
[7:0]	IEEE OUI: bits[23:16].
[31:8]	Reserved.

Configuration ROM IEEE OUI BYTE 1

This register contains information on the second byte of the 3-byte IEEE Organizationally Unique Identifier (OUI).

Address 0xF028 Mode R Attribute C

	Bit	Description
Γ	[7:0]	IEEE OUI: bits[15:8].
Γ	[31:8]	Reserved.

Configuration ROM IEEE OUI BYTE 0

This register contains information on the first byte of the 3-byte IEEE Organizationally Unique Identifier (OUI).

Address 0xF02C Mode R Attribute C

Bit	Description
[7:0]	IEEE OUI: bits[7:0].
[31:8]	Reserved.

Configuration ROM Board Version

This register contains the board version information.

Address 0xF030 Mode R Attribute C

Bit	Description
	Board Version Code. Options for DT5790 are:
[7:0]	DT5790N: 0xD0;
[7.0]	DT5790P: 0xD1;
	DT5790M: 0xD2.
[31:8]	Reserved.

Configuration ROM Board Form Factor

This register contains the information of the board form factor.

Address 0xF034 Mode R Attribute C

Bit	Description
	Board Form Factor CAEN Code.
	Options are:
[7:0]	0x00 = VME64;
[7.0]	0x01 = VME64X;
	0x02 = Desktop;
	0x03 = NIM.
[31:8]	Reserved.

Configuration ROM Board ID BYTE 1

This register contains the MSB of the 2-byte board identifier.

Address 0xF038 Mode R Attribute C

Bit	Description
[7:0]	Board Number ID: bits[15:8].
[31:8]	Reserved.

Configuration ROM Board ID BYTE 0

This register contains the LSB information of the 2-byte board identifier.

Address 0xF03C Mode R Attribute C

Bit	Description
[7:0]	Board Number ID: bits[7:0].
[31:8]	Reserved.

Configuration ROM PCB Revision BYTE 3

This register contains information on the fourth byte of the 4-byte hardware revision.

Address 0xF040 Mode R Attribute C

Bit	Description
[7:0]	PCB Revision: bits[31:24].
[31:8]	Reserved.

Configuration ROM PCB Revision BYTE 2

This register contains information on the third byte of the 4-byte hardware revision.

Address 0xF044 Mode R Attribute C

Bit	Description
[7:0]	PCB Revision: bits[23:16].
[31:8]	Reserved.

Configuration ROM PCB Revision BYTE 1

This register contains information on the second byte of the 4-byte hardware revision.

Address 0xF048 Mode R Attribute C

Bit	Description
[7:0]	PCB Revision: bits[15:8].
[31:8]	Reserved.

Configuration ROM PCB Revision BYTE 0

This register contains information on the first byte of the 4-byte hardware revision.

Address 0xF04C Mode R Attribute C

Bit	Description
[7:0]	PCB Revision: bits[7:0].
[31:8]	Reserved.

Configuration ROM FLASH Type

This register contains information on which FLASH type (storing the FPGA firmware) is present on-board.

Address 0xF050 Mode R Attribute C

Bit	Description
	FLASH Type.
[7:0]	Options are:
[7.0]	0x00 = 8 Mb FLASH;
	0x01 = 32 Mb FLASH.
[31:8]	Reserved.

Configuration ROM Board Serial Number BYTE 1

This register contains information on the MSB of the board serial number.

Address 0xF080 Mode R Attribute C

Bit	Description
[7:0]	Board Serial Number: bits[15:8].
[31:8]	Reserved.

Configuration ROM Board Serial Number BYTE 0

This register contains information on the LSB of the board serial number.

Address 0xF084 Mode R Attribute C

Bit	Description
[7:0]	Board Serial Number: bits[7:0].
[31:8]	Reserved.

Configuration ROM VCXO Type

This register contains information on which type of VCXO is present on-board.

Address 0xF088 Mode R Attribute C

Bit	Description
[31:0]	VCXO Type Code.
	Options for VME Digitizers are:
	0 = AD9510 with 1 GHz;
	1 = AD9510 with 500 MHz (not programmable);
	2 = AD9510 with 500 MHz (programmable).
	Options for Desktop/NIM Digitizers are:
	0 = AD9520-3.



Electronic Instrumentation



CAEN SpA is acknowledged as the only company in the world providing a complete range of High/Low Voltage Power Supply systems and Front-End/Data Acquisition modules which meet IEEE Standards for Nuclear and Particle Physics. Extensive Research and Development capabilities have allowed CAEN SpA to play an important, long term role in this field. Our activities have always been at the forefront of technology, thanks to years of intensive collaborations with the most important Research Centres of the world. Our products appeal to a wide range of customers including engineers, scientists and technical professionals who all trust them to help achieve their goals faster and more effectively.



CAEN S.p.A.
Via Vetraia, 11
55049 Viareggio
Italy
Tel. +39.0584.388.398
Fax +39.0584.388.959
info@caen.it
www.caen.it

CAEN GmbH
Eckehardweg 10
42653 Solingen
Germany
Tel. +49.212.2544077
Mobile +49(0)15116548484
Fax +49.212.2544079
info@caen-de.com
www.caen-de.com

CAEN Technologies, Inc. 1140 Bay Street - Suite 2 C Staten Island, NY 10305 USA Tel. +1.718.981.0401 Fax +1.718.556.9185 info@caentechnologies.com www.caentechnologies.com





Electronic Instrumentation

UM5416 - DT5790 DPP-PSD Registers User Manual rev. 0 - September 21st , 2016