

CAEN will repair or replace any product within the guarantee period if the Guarantor declares that the product is defective due to workmanship or materials and has not been caused by mishandling, negligence on behalf of the User, accident or any abnormal conditions or operations.

CAEN declines all responsibility for damages or injuries caused by an improper use of the Modules due to negligence on behalf of the User. It is strongly recommended to read thoroughly the CAEN User's Manual before any kind of operation.



CAEN reserves the right to change partially or entirely the contents of this Manual at any time and without giving any notice.

Disposal of the Product

The product must never be dumped in the Municipal Waste. Please check your local regulations for disposal of electronics products.



MADE IN ITALY: We stress the fact that all the boards are made in Italy because in this globalized world, where getting the lowest possible price for products sometimes translates into poor pay and working conditions for the people who make them, at least you know that who made your board was reasonably paid and worked in a safe environment. (this obviously applies only to the boards marked "MADE IN ITALY", we can not attest to the manufacturing process of "third party" boards).

TABLE OF CONTENTS

1.	. IM	PORTANT NOTICES	5
2.		ARD INTERNAL REGISTERS	
_			
	2.1.	REGISTERS ADDRESS MAP	
	2.2.	CONFIGURATION ROM (0xF000-0xF088; R)	
	2.3.	CHANNEL N ZS_THRES (0x1n24; R/W)	
	2.4.	CHANNEL N ZS_NSAMP (0x1n28; R/W)	
	2.5.	CHANNEL N THRESHOLD (0x1n80; R/W)	
	2.6.	CHANNEL N OVER/UNDER THRESHOLD (0x1n84; R/w)	
	2.7.	CHANNEL N STATUS (0x1n88; R)	
	2.8.	CHANNEL N AMC FPGA FIRMWARE (0x1n8C; R)	10
	2.9.	CHANNEL N BUFFER OCCUPANCY (0x1n94; R)	10
	2.10.	CHANNEL N DAC (0x1n98; R/w)	10
	2.11.	CHANNEL N ADC CONFIGURATION (0x1n9C; R/W)	10
	2.12.	CHANNEL CONFIGURATION (0x8000; r/w)	11
	2.13.	CHANNEL CONFIGURATION BIT SET (0x8004; w)	11
	2.14.	CHANNEL CONFIGURATION BIT CLEAR (0x8008; W)	11
	2.15.	Buffer Organization (0x800C; r/w)	12
	2.16.	CUSTOM SIZE (0x8020; R/W)	12
	2.17.	Acquisition Control (0x8100; r/w)	13
	2.18.	Acquisition Status (0x8104; r)	14
	2.19.	Software Trigger (0x8108; w)	14
	2.20.	Trigger Source Enable Mask (0x810C; r/w)	15
	2.21.	FRONT PANEL TRIGGER OUT ENABLE MASK (0x8110; r/w)	15
	2.22.	Post Trigger Setting (0x8114; r/w)	16
	2.23.	FRONT PANEL I/O CONTROL (0x811C; R/W)	16
	2.24.	Channel Enable Mask (0x8120; r/w)	16
	2.25.	ROC FPGA Firmware Revision (0x8124; r)	16
	2.26.	EVENT STORED (0x812C; R)	16
	2.27.	Board Info (0x8140; r)	17
	2.28.	Event Size (0x814C; r)	17
	2.29.	CONTROL (0xEF00; r/w)	
	2.30.	Status (0xEF04; r)	
	2 31	INTERDUIDT STATUS ID (OVER14: p/w)	17

Title: DT5724 Registers Description

Revision date: 11/03/2015

2.32.	Interrupt Event Number (0xEF18; r/w)	17
2.33.	BLOCK TRANSFER EVENT NUMBER (0xEF1C; r/w)	18
2.34.	SCRATCH (0xEF20; R/W)	18
2.35.	Software Reset (0xEF24; w)	18
2.36.	Software Clear (0xEF28; w)	18
2.37.	FLASH ENABLE (0xEF2C; r/w)	18
2.38.	FLASH DATA (0xEF30; R/W)	18
2.39.	CONFIGURATION RELOAD (0xEF34; w)	18
LIST (OF TABLES	
TABLE 2.	1: Address Map for the Model DT5724	7
TABLE 2.2	2: ROM Address Map for the Model DT5724	8
TABLE 2.	1: Buffer Organization	12



1. Important Notices

The content of this document has been extracted from:

DT5724 & DT5724A User Manual – Revision N. 7 – Date: 26 November, 2012

FOR RELEASES OF THE ROC FPGA FIRMWARE HIGHER THAN 3.8 THE CONTENT OF THIS DOCUMENT MAY RESULT NOT FULLY COMPLIANT.

IT IS INTENDED TO BE REPLACED BY A NEW DOCUMENT UNIFYING THE REGISTERS DESCRIPTIONS OF CAEN DIGITIZERS CURRENTLY IN PROGRESS.

Revision date: 11/03/2015

2. Board internal registers

The following sections will describe in detail the registers (accessible via software in D32 mode) content.

N.B.: bit fields that are not described in the register bit map are reserved and must not be over written by the User.

DT5724 Registers Description

Registers address map 2.1.

Table 2.1: Address Map for the Model DT5724

REGISTER NAME	ADDRESS	MODE	H_RES	S_RES	CLR
EVENT READOUT BUFFER	0x0000-0x0FFC	R	Х	Х	Х
Channel n ZS_THRES	0x1n24	R/W	Х	Х	
Channel n ZS_NSAMP	0x1n28	R/W	Х	Х	
Channel n THRESHOLD	0x1n80	R/W	Х	Х	
Channel n TIME OVER/UNDER THRESHOLD	0x1n84	R/W	Х	Х	
Channel n STATUS	0x1n88	R	Х	Х	
Channel n AMC FPGA FIRMWARE REVISION	0x1n8C	R			
Channel n BUFFER OCCUPANCY	0x1n94	R	Х	Х	Х
Channel n DAC	0x1n98	R/W	Х	Х	
Channel n ADC CONFIGURATION	0x1n9C	R/W	Х	Х	
CHANNEL CONFIGURATION	0x8000	R/W	Х	Х	
CHANNEL CONFIGURATION BIT SET	0x8004	W	Х	Х	
CHANNEL CONFIGURATION BIT CLEAR	0x8008	W	Х	Х	
BUFFER ORGANIZATION	0x800C	R/W	Х	Х	
CUSTOM SIZE	0x8020	R/W	Х	Х	
ACQUISITION CONTROL	0x8100	R/W	Х	Х	
ACQUISITION STATUS	0x8104	R			
SW TRIGGER	0x8108	W			
TRIGGER SOURCE ENABLE MASK	0x810C	R/W	Х	Х	
FRONT PANEL TRIGGER OUT ENABLE MASK	0x8110	R/W	Х	Х	
POST TRIGGER SETTING	0x8114	R/W	Х	Х	
FRONT PANEL I/O CONTROL	0x811C	R/W	Х	Х	
CHANNEL ENABLE MASK	0x8120	R/W	Х	Х	
ROC FPGA FIRMWARE REVISION	0x8124	R			
EVENT STORED	0x812C	R	Х	Х	Х
BOARD INFO	0x8140	R			
EVENT SIZE	0x814C	R	Х	Х	Х
CONTROL	0xEF00	R/W	Х		
STATUS	0xEF04	R			
INTERRUPT STATUS ID	0xEF14	R/W	Х		
INTERRUPT EVENT NUMBER	0xEF18	R/W	Х	Х	
BLT EVENT NUMBER	0xEF1C	R/W	Х	Х	
SCRATCH	0xEF20	R/W	Х	Х	
SW RESET	0xEF24	W			
SW CLEAR	0xEF28	W			
FLASH ENABLE	0xEF2C	R/W	Х		
FLASH DATA	0xEF30	R/W	Х		
CONFIGURATION RELOAD	0xEF34	W			
CONFIGURATION ROM	0xF000-0xF088	R			

Title: DT5724 Registers Description

2.2. Configuration ROM (0xF000-0xF088; r)

The following registers contain some module's information, they are D32 accessible (read only):

OUI: manufacturer identifier (IEEE OUI)

Version: purchased versionBoard ID: Board identifier

Revision: hardware revision identifier

Serial MSB: serial number (MSB)Serial LSB: serial number (LSB)

Table 2.2: ROM Address Map for the Model DT5724

Description	Address	Content
checksum	0xF000	0xA4
checksum_length2	0xF004	0x00
checksum_length1	0xF008	0x00
checksum_length0	0xF00C	0x20
constant2	0xF010	0x83
constant1	0xF014	0x84
constant0	0xF018	0x01
c_code	0xF01C	0x43
r_code	0xF020	0x52
oui2	0xF024	0x00
oui1	0xF028	0x40
oui0	0xF02C	0xE6
vers	0xF030	DT5724: 0x11 DT5724A: 0x13 DT5724D: 0x41 DT5724E: 0x42
board2	0xF034	0x02
board1	0xF038	0x16
board0	0xF03C	0x5C
revis3	0xF040	0x00
revis2	0xF044	0x00
revis1	0xF048	0x00
revis0	0xF04C	0x00
sernum1	0xF080	
sernum0	0xF084	
VCXO type	0xF088	0x00 (AD9520-3)

These data are written into one Flash page; at Power ON the Flash content is loaded into the Configuration RAM, where it is available for readout.



2.3. Channel n ZS_THRES (0x1n24; r/w)

Bit	Function
[31]	0 = Positive Logic
[۱۵]	1 = Negative Logic
	Threshold Weight (used in "Full Suppression based on the integral"
[30]	only)
[30]	0 = Fine threshold step (Threshold = ZS_THRES[29:0])
	1 = Coarse threshold step (Threshold = ZS_THRES[29:0] * 64)
	With "Full Suppression based on the integral", the 30 LSB value
	represents the value (depending on bit 30) to be compared with sum
	of the samples which compose the event, and see if it is over/under
	threshold (depending on the used logic).
[29:0]	With "Full Suppression based on the amplitude", the 14 LSB
[20.0]	represent the value to be compared with each sample of the event;
	and see if it is over/unedr threshold (depending on the used logic).
	With "Zero Length Encoding", the 14 LSB represent the value to be
	compared with each sample of the event, and see if it is "good" or
	"skip" type. (see § 2.12)

2.4. Channel n ZS_NSAMP (0x1n28; r/w)

Bit	Function
	With "Full Suppression based on the amplitude" (ZS AMP), bits [20:0] allow to set the number Ns of subsequent samples which must be found over/under threshold (depending on the used logic) necessary to validate the event; if this field is set to 0, it is considered "1".
[31:0]	With "Zero length encoding" (ZLE) bit [31:16] allows to set/read N _{LBK} : the number of data to be stored before the signal crosses the threshold. bit [15:0] allows to set/read N _{LFWD} : the number of data to be stored after the signal crosses the threshold (see § 2.12)

2.5. Channel n Threshold (0x1n80; r/w)

Ī	Bit	Function
ſ	[13:0]	Threshold Value for Trigger Generation

Each channel can generate a local trigger as the digitised signal exceeds the Vth threshold, and remains under or over threshold for Nth couples of samples at least; local trigger is delayed of Nth "quartets" of samples with respect to input signal. This register allows to set Vth (LSB=input range/14bit).

2.6. Channel n Over/Under Threshold (0x1n84; r/w)

I	Bit	Function
	[11:0]	Number of Data under/over Threshold

Each channel can generate a local trigger as the digitised signal exceeds the Vth threshold, and remains under or over threshold for Nth "quartets" of samples at least; local trigger is delayed of Nth "quartets" with respect to input signal. This register allows to set Number of samples under or over threshold (Nth*4).

2.7. Channel n Status (0x1n88; r)

Bit	Function
[5]	Buffer free error:
[5]	1 = trying to free a number of buffers too large
[4:3]	reserved
	Channel n DAC (see § 2.10) Busy
[2]	1 = Busy
	0 = DC offset updated
[1]	Memory empty
[0]	Memory full

2.8. Channel n AMC FPGA Firmware (0x1n8C; r)

Bit	Function
[31:16]	Revision date in Y/M/DD format
[15:8]	Firmware Revision (X)
[7:0]	Firmware Revision (Y)

Bits [31:16] contain the Revision date in Y/M/DD format.

Bits [15:0] contain the firmware revision number coded on 16 bit (X.Y format).

Example: revision 1.3 of 12th June 2007 is: 0x7612103

2.9. Channel n Buffer Occupancy (0x1n94; r)

E	Bit	Function	
[1	0:0]	Occupied buffers (01024)	

2.10. Channel n DAC (0x1n98; r/w)

Bit	Function
[15:0]	DAC Data

Bits [15:0] allow to define a DC offset to be added the input signal in the -1.125V \div +1.125V range (low range) or in the -1V \div +8V range (high range). When Channel n Status bit 2 is set to 0, DC offset is updated (see § 2.7).

2.11. Channel n ADC Configuration (0x1n9C; r/w)

Bit	Function	
[15:0]	T.B.D.	

This register allows to pilot the relevant ADC signals. See the LTC2208CUP-14 ADC 14BIT data sheet for details.



2.12. Channel Configuration (0x8000; r/w)

Bit	Function	
	Allows to select Zero Suppression algorithm: 0000 = no zero suppression (default);	
[19:16]	0001 = full suppression based on the integral (ZS INT);	
	0010 = zero length encoding (ZLE);	
	0011 = full suppression based on the amplitude (ZS AMP)	
[15:8]	reserved	
[7]	0 = Analog monitor disabled	
[,]	1 = Analog monitor enabled	
	0 = Trigger Output on Input Over Threshold	
[6]	1 = Trigger Output on Input Under Threshold	
ران	allows to generate local trigger either on channel over or under	
	threshold (see § 2.3 and § 2.6)	
[5]	reserved	
[4]	0 = Memory Random Access	
[-1]	1 = Memory Sequential Access	
[3]	0 = Test Pattern Generation Disabled	
[0]	1 = Test Pattern Generation Enabled	
[2]	reserved	
	0 = Trigger Overlapping Not Enabled	
[1]	1 = Trigger Overlapping Enabled	
	Allows to handle trigger overlap	
	0 = "Window" Gate	
[0]	1 = "Single Shot" Gate	
	Allows to handle samples validation	

This register allows to perform settings which apply to all channels.

It is possible to perform selective set/clear of the Channel Configuration register bits writing to 1 the corresponding set and clear bit at address 0x8004 (set) or 0x8008 (clear) see the following § 2.13 and § 2.14. Default value is 0x10.

2.13. Channel Configuration Bit Set (0x8004; w)

Bit	Function
[7:0]	Bits set to 1 means that the corresponding bits in the Channel
[7.0]	Configuration register are set to 1.

2.14. Channel Configuration Bit Clear (0x8008; w)

Bit	Function	
	Bits set to 1 means that the corresponding bits in the Channel Configuration register are set to 0.	

2.15. Buffer Organization (0x800C; r/w)

Ī	Bit		Function	
ſ	[3:0]	BUFFER CODE		

The BUFFER CODE allows to divide the available Output Buffer Memory into a certain number of blocks, according to Table 2.1.

Table 2.1: Buffer Organization

REGISTER	BUFFER NUMBER	SIZE of one BUFFER (samples)
0x00	1	512K
0x01	2	256K
0x02	4	128K
0x03	8	64K
0x04	16	32K
0x05	32	16K
0x06	64	8K
0x07	128	4K
0x08	256	2K
0x09	512	1K
0x0A	1024	512

A write access to this register causes a Software Clear, see § 2.36. This register must not be written while acquisition is running.

2.16. Custom Size (0x8020; r/w)

Bit	Function	
	0= Custom Size disabled	
[31:0]	N_{LOC} (\neq 0) = Number of memory locations per event (1 location = 2	
	samples)	

This register must not be written while acquisition is running.



2.17. Acquisition Control (0x8100; r/w)

Bit	Function	
	0 = Normal Mode (default): board becomes full, whenever all buffers	
[5]	are full	
ردا	1 = Always keep one buffer free: board becomes full, whenever	
	N-1buffers are full; N = nr. of blocks	
[4]	reserved	
	0 = COUNT ACCEPTED TRIGGERS	
[3]	1 = COUNT ALL TRIGGERS	
	allows to reject overlapping triggers	
	0 = Acquisition STOP	
[2]	1 = Acquisition RUN	
	allows to RUN/STOP Acquisition	
	Start/Stop Mode:	
	00 = REGISTER-CONTROLLED	
[1:0]	01 = GPI CONTROLLED	
	10 = FIRST TRIGGER CONTROLLED	
	11 = unused	

Bit [2] allows to Run and Stop data acquisition; when such bit is set to 1 the board enters Run mode and a Memory Reset is automatically performed. When bit [2] is reset to 0 the stored data are kept available for readout. In Stop Mode all triggers are neglected. Bits [1:0] descritpion:

- 00 = REGISTER-CONTROLLED MODE (default): Sart and Stop of Run take place on SW command, that is by setting/resetting bit[2].
- 01 = GPI CONTROLLED MODE: If the acquisition is armed (i.e. bit[2] = 1), then Run starts when GPI is asserted and stops when S-IN returns inactive. If bit[2] = 0, the acquisition is always off.
- 10 = FIRST TRIGGER CONTROLLED MODE: If the acquisition is armed (i.e. bit[2] = 1), then Run starts on the first trigger pulse (rising edge on TRG-IN); this pulse is not used as trigger, actual triggers start from the second pulse. The stop of Run must be SW controlled (i.e. bit[2] = 0).

2.18. Acquisition Status (0x8104; r)

Bit	Function	
[8]	Board ready for acquisition (PLL and ADCs are synchronised correctly) 0 = not ready 1 = ready This bit should be checked after software reset to ensure that the board will enter immediatly run mode after RUN mode setting; otherwise a latency between RUN mode setting and Acquisition start might occur.	
[7]	PLL Status Flag: 0 = PLL loss of lock 1 = no PLL loss of lock NOTE: flag can be restored to 1 via read access to Status Register	
[6]	PLL Bypass mode: 0 = No bypass mode 1 = Bypass mode	
[5]	Clock source: 0 = Internal 1 = External	
[4]	EVENT FULL: it is set to 1 as the maximum nr. of events to be read is reached	
[3]	EVENT READY: it is set to 1 as at least one event is available to readout	
[2]	0 = RUN off 1 = RUN on	
[1:0] reserved		

2.19. Software Trigger (0x8108; w)

Bit	Function	
[31:0]	A write access to this location generates a trigger via software	

Title: DT5724 Registers Description

2.20. Trigger Source Enable Mask (0x810C; r/w)

Bit	Function	
[24]	0 = Software Trigger Disabled	
[31]	1 = Software Trigger Enabled	
[00]	0 = External Trigger Disabled	
[30]	1 = External Trigger Enabled	
[29:27]	reserved	
[26:24]	Local trigger coincidence level (default = 0)	
[23:4]	reserved	
[2]	0 = Channel 3 trigger disabled	
[3]	1 = Channel 3 trigger enabled	
[2]	0 = Channel 2 trigger disabled	
[2]	1 = Channel 2 trigger enabled	
[1]	0 = Channel 1 trigger disabled	
נין	1 = Channel 1 trigger enabled	
[0]	0 = Channel 0 trigger disabled	
[0]	1 = Channel 0 trigger enabled	

This register bits[0,3] enable the channels to generate a local trigger as the digitised signal exceeds the Vth threshold. Bit0 enables Ch0 to generate the trigger, bit1 enables Ch1 to generate the trigger and so on.

Bits [26:24] allows to set minimum number of channels that must be over threshold, beyond the triggering channel, in order to actually generate the local trigger signal; for example if bit[3:0]=F (all channels enabled) and Local trigger coincidence level = 1, whenever one channel exceeds the threshold, the trigger will be generated only if at least another channel is over threshold at that moment. Local trigger coincidence level must be smaller than the number of channels enabled via bit[3:0] mask.

EXTERNAL TRIGGER ENABLE (bit30) enables the board to sense TRG-IN signals SW TRIGGER ENABLE (bit 31) enables the board to sense software trigger (see § 2.19).

2.21. Front Panel Trigger Out Enable Mask (0x8110; r/w)

Bit	Function	
[31]	0 = Software Trigger Disabled 1 = Software Trigger Enabled	
[30]	0 = External Trigger Disabled 1 = External Trigger Enabled	
[29:4]	reserved	
[3]	0 = Channel 3 trigger disabled 1 = Channel 3 trigger enabled	
[2]	0 = Channel 2 trigger disabled 1 = Channel 2 trigger enabled	
[1]	0 = Channel 1 trigger disabled 1 = Channel 1 trigger enabled	
[0]	0 = Channel 0 trigger disabled 1 = Channel 0 trigger enabled	

This register bits[0,3] enable the channels to generate a TRG_OUT front panel signal on GPO output as the digitised signal exceeds the Vth threshold.

Bit0 enables Ch0 to generate the TRG_OUT, bit1 enables Ch1 to generate the TRG_OUT and so on.

EXTERNAL TRIGGER ENABLE (bit30) enables the board to generate the TRG_OUT SW TRIGGER ENABLE (bit 31) enables the board to generate TRG_OUT (see § 2.19).

Revision date: 11/03/2015

2.22. Post Trigger Setting (0x8114; r/w)

Bit	Function	
[31:0]	Post trigger value	

The register value sets the number of post trigger samples. The number of post trigger samples is:

Npost = PostTriggerValue*4 + ConstantLatency; where:

Npost = number of post trigger samples.

PostTriggerValue = Content of this register.

ConstantLatency = constant number of samples added due to the latency associated to the trigger processing logic in the ROC FPGA; this value is constant, but the exact value may change between different firmware revisions.

2.23. Front Panel I/O Control (0x811C; r/w)

Bit	Function
[15:2]	reserved
[1]	0= panel output signals (GPO) enabled 1= panel output signals (GPO) enabled in high impedance
[0]	0 = GPI/GPO/TRG-IN are NIM I/O Levels 1 = GPI/GPO/TRG-IN are TTL I/O Levels

2.24. Channel Enable Mask (0x8120; r/w)

Bit	Function
[7:4]	reserved
[3]	0 = Channel 3 disabled
[၁]	1 = Channel 3 enabled
[0]	0 = Channel 2 disabled
[2]	1 = Channel 2 enabled
[4]	0 = Channel 1 disabled
[1]	1 = Channel 1 enabled
[0]	0 = Channel 0 disabled
[0]	1 = Channel 0 enabled

Enabled channels provide the samples which are stored into the events (and not erased). The mask cannot be changed while acquisition is running.

2.25. ROC FPGA Firmware Revision (0x8124; r)

	Bit	Function
	[31:16]	Revision date in Y/M/DD format
Γ	[15:8]	Firmware Revision (X)
	[7:0]	Firmware Revision (Y)

Bits [31:16] contain the Revision date in Y/M/DD format.

Bits [15:0] contain the firmware revision number coded on 16 bit (X.Y format).

2.26. Event Stored (0x812C; r)

Bit	Function
[31:0]	This register contains the number of events currently stored in the Output Buffer

This register value cannot exceed the maximum number of available buffers according to setting of buffer size register.

DT5724_REGISTERS_REV1.DOC

2.27. Board Info (0x8140; r)

Bit	Function
[23:16]	Number of channels (DT5724/D: 0x04; DT5724A/E: 0x02)
[15:8]	Memory size code (DT5724/A: 0x01; DT5724D/E: 0x08)
[7:0]	Board Type (DT5724: 0x00)

2.28. Event Size (0x814C; r)

Bit	Function
[31:0]	Nr. of 32 bit words in the next event

2.29. Control (0xEF00; r/w)

Bit	Function
[7]	Reserved; must be set to 0, Release On Register Access (RORA)
[/]	Interrupt mode
[6]	Reserved, must be set to 0
[5]	Reserved, must be set to 0
[4]	Reserved, must be set to 1
[2]	0 = interrupt disabled
[3]	1 = interrupt enabled
[2,1]	Reserved
[0]	Reserved (must be set to 0)

Interrupt request can be removed by accessing this register and disabling the active interrupt level

2.30. Status (0xEF04; r)

Bit	Function
[2]	0 = Slave Terminated Transfer Flag: no terminated transfer 1 = Slave Terminated Transfer Flag: one transfer has been terminated by DT5724 (unsupported register access or block transfer prematurely terminated in event aligned reaout)
[1]	0 = The Output Buffer is not FULL; 1 = The Output Buffer is FULL.
[0]	0 = No Data Ready; 1 = Event Ready

2.31. Interrupt Status ID (0xEF14; r/w)

Bit	Function
[310]	This register contains the STATUS/ID that the module places on the
[310]	data stream during the Interrupt Acknowledge cycle

2.32. Interrupt Event Number (0xEF18; r/w)

Bit	Function
[9:0]	INTERRUPT EVENT NUMBER

If interrupts are enabled, the module generates a request whenever it has stored in memory a Number of events > INTERRUPT EVENT NUMBER

Revision date: 11/03/2015

2.33. Block Transfer Event Number (0xEF1C; r/w)

Bit	Function
	This register contains the number of complete events which has to be transferred via Block Transfer.

2.34. Scratch (0xEF20; r/w)

Bit	Function
[31:0]	Scratch (to be used to write/read words for test purposes)

2.35. Software Reset (0xEF24; w)

Bit	Function
[31:0]	A write access to this location allows to perform a software reset

2.36. Software Clear (0xEF28; w)

Ī	Bit	Function
ĺ	[31:0]	A write access to this location clears all the memories

2.37. Flash Enable (0xEF2C; r/w)

Bit	Function
[0]	Reserved for Firmware upgrade tool

2.38. Flash Data (0xEF30; r/w)

Bit	Function
[7:0]	Data to be serialized towards the SPI On board Flash

This register is handled by the Firmware upgrade tool.

2.39. Configuration Reload (0xEF34; w)

Bit	Function
	A write access to this register causes a software reset, a reload of
	Configuration ROM parameters and a PLL reconfiguration.