











CDCE813-Q1

ZHCSG21B-JANUARY 2017-REVISED MAY 2018

# 具有 2.5V 和 3.3V 输出的 CDCE813-Q1 可编程 1-PLL 时钟合成器 和抖动消除器

## 1 特性

- 符合汽车类 标准
- 具有符合 AEC-Q100 标准的下列特性:
  - 器件温度 2 级: -40°C 至 105°C 的环境运行温度范围
  - 器件人体放电模式 (HBM) 静电放电 (ESD) 分类 等级 H2
  - 器件 CDM ESD 分类等级 C6
- 系统内可编程性和 EEPROM
  - 串行可编程易失性寄存器
  - 非易失性 EEPROM 以存储客户设置
- 灵活的输入计时理念
  - 外部晶振: 8MHz 至 32MHz
  - 单端低电压互补金属氧化物半导体 (LVCMOS)
     高达 160MHz
- 高达 230MHz 可自由选择的输出频率
- 低噪声 PLL 内核
  - 集成了 PLL 环路滤波器组件
  - 低周期抖动(典型值为 50ps)
- 1.8V 器件电源(内核电压)
- 独立的输出电源引脚
  - CDCE813-Q1: 3.3V 和 2.5V
- 灵活的时钟驱动器
  - 3 个用户可定义的控制输入 [S0、S1、S2], 例 如, 展频时钟 (SSC) 选择、频率切换、输出使能或掉电
  - 为视频、音频、USB、IEEE1394、RFID、 Bluetooth<sup>®</sup>、WLAN、以太网和 GPS 生成高精 度的时钟
  - 使用 TIDaVinci™, OMAP™, DSP 生成共同时钟频率
  - 可编程 SSC 调制
  - 启用 0-PPM 时钟生成
- 采用薄型小外形尺寸 (TSSOP) 封装
- 用于实现简便 PLL 设计和编程的开发和编程套件 (TI Pro-Clock™)

#### 2 应用

- 仪表组
- 音响主机
- 导航系统
- 先进的驾驶员辅助系统 (ADAS)

## 3 说明

CDCE813-Q1 器件是一款基于模块化锁相环 (PLL) 的 低成本、高性能、可编程时钟合成器。它们最多可从单个输入频率中生成 3 个输出时钟。借助集成的可配置 PLL,可在系统内针对任何时钟频率(高达 230MHz)对每个输出进行编程。

CDCE813-Q1 具有独立的输出电源引脚  $V_{DDOUT}$ ,可提供 2.5V 至 3.3V 电压。

此输入接受外部晶振或 LVCMOS 时钟信号。凭借可选 片载 VCXO,可将输出频率与外部控制信号同步。


PLL 支持 SSC(扩频时钟),从而改善抗电磁干扰 (EMI)性能。

#### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
CDCE813QPWRQ1	TSSOP (14)	5.00mm × 4.40mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

#### 典型应用原理图



Copyright © 2017, Texas Instruments Incorporated



	E	目录		
1	特性1		9.3 Feature Description	11
2	应用1		9.4 Device Functional Modes	13
3	说明1		9.5 Programming	14
4	修订历史记录 2		9.6 Register Maps	15
5	说明(续)3	10	Application and Implementation	19
6	Pin Configuration and Functions		10.1 Application Information	19
7	Specifications		10.2 Typical Application	19
•	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	23
	7.1 Absolute Maximum Ratings	12	! Layout	24
	7.3 Recommended Operating Conditions		12.1 Layout Guidelines	24
	7.4 Thermal Information		12.2 Layout Example	24
	7.5 Electrical Characteristics 5	13	8 器件和文档支持	25
	7.6 Timing Requirements		13.1 文档支持	25
	7.7 Typical Characteristics		13.2 接收文档更新通知	25
R	Parameter Measurement Information9		13.3 社区资源	25
a	Detailed Description		13.4 商标	25
•	24 O		13.5 静电放电警告	25

## 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

9.2 Functional Block Diagram ...... 10

# 




## 5 说明 (续)

为了轻松实现器件自定义来满足应用需要,该器件支持使用非易失性 EEPROM 进行编程。所有器件设置均可通过 I2C 总线(一种两线制串行接口)进行编程。

CDCE813-Q1 在 1.8V 内核环境下运行,无需额外使用独立的 XTAL 振荡器,可减少组件数量并缩减电路板尺寸。它的运行温度范围为 −40°C 至 105°C。

# 6 Pin Configuration and Functions

PW Package 14-Pin TSSOP Top View



#### **Pin Functions**

P	IN	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	I I I PE (''	DESCRIPTION
GND	5, 10	G	Ground
SCL/S2	12	I	SCL: serial clock input LVCMOS (default configuration), 500-k $\Omega$ internal pullup; or S2: user-programmable control input, LVCMOS input, 500-k $\Omega$ internal pullup
SDA/S1	13	I/O or I	SDA: bidirectional serial data input or output (default configuration), LVCMOS internal pullup; or S1: user-programmable control input, LVCMOS input, $500-k\Omega$ internal pullup
S0	2	I	User-programmable control input S0, LVCMOS input, 500-kΩ internal pullup
V <sub>ctr</sub>	4	I	VCXO control voltage (leave open or pull up when not used)
$V_{DD}$	3	Р	1.8-V power supply for the device
$V_{DDOUT}$	6, 7	Р	CDCE813-Q1: 3.3-V or 2.5-V supply for all outputs
Xin/CLK	1	I	Crystal oscillator input or LVCMOS clock input (selectable through the I2C bus)
Xout	14	0	Crystal oscillator output (leave open or pull up when not used)
Y1	11	0	LVCMOS output
Y2	9	0	LVCMOS output
Y3	8	0	LVCMOS output

(1) G = Ground, I = Input, O = Output, P = Power



# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage		-0.5	2.5	V
$V_{DDOUT}$	Output clocks supply voltage	CDCE813-Q1	-0.5	3.6 + 0.5	V
VI	Input voltage (2)(3)	•	-0.5	$V_{DD} + 0.5$	V
Vo	Output voltage <sup>(2)</sup>		-0.5	V <sub>DDOUT</sub> + 0.5	V
l <sub>l</sub>	Input current (V <sub>I</sub> < 0, V <sub>I</sub> > V <sub>DD</sub> )			20	mA
Io	Continuous output current			50	mA
T <sub>J</sub>	Maximum junction temperature			125	°C
T <sub>stg</sub>	Storage temperature		-65	150	

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Device supply voltage		1.7	1.8	1.9	V
Vo	Output Yx supply voltage, V <sub>DDOUT</sub>	CDCE813-Q1	2.3		3.6	V
V <sub>IL</sub>	Low-level input voltage, LVCMOS	•			$0.3 \times V_{DD}$	V
V <sub>IH</sub>	High-level input voltage, LVCMOS		0.7 × V <sub>DD</sub>			V
V <sub>I(thresh)</sub>	Input voltage threshold, LVCMOS			0.5 × V <sub>DD</sub>		V
	Input voltage range, S0		0		1.9	V
$V_{I(S)}$	Input voltage range S1, S2, SDA, SCL (V <sub>I(thresh)</sub> = 0.5 V <sub>DD</sub> )		0		3.6	V
V <sub>I(CLK)</sub>	Input voltage range CLK		0		1.9	V
	Output summent	V <sub>DDOUT</sub> = 3.3 V			±12	A
I <sub>OH</sub> , I <sub>OL</sub>	Output current	$V_{DDOUT} = 2.5 V$			±10	mA
C <sub>L</sub>	Output load, LVCMOS				15	рF
T <sub>A</sub>	Operating ambient temperature		-40		105	°C

<sup>2)</sup> The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(3)</sup> SDA and SCL can go up to 3.6 V as stated in the Recommended Operating Conditions table.



# **Recommended Operating Conditions (continued)**

		MIN	NOM	MAX	UNIT
CRYSTA	L AND VCXO SPECIFICATIONS <sup>(1)</sup>	·			
f <sub>Xtal</sub>	Crystal input frequency range (fundamental mode)	8	27	32	MHz
ESR	Effective series resistance			100	Ω
f <sub>PR</sub>	Pulling range $(0 \text{ V} \le \text{V}_{ctr} \le 1.8 \text{ V})^{(2)}$	±120	±150		ppm
V <sub>ctr</sub>	Frequency control voltage	0		$V_{DD}$	V
C <sub>0</sub> / C <sub>1</sub>	Pullability ratio			220	
C <sub>L</sub>	On-chip load capacitance at Xin and Xout	0		20	pF

For more information about VCXO configuration, and crystal recommendation, see application report VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).

#### 7.4 Thermal Information

		CDCE813-Q1	
	THERMAL METRIC <sup>(1)(2)</sup>	PW (TSSOP)	UNIT
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	110.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	35.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	52.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

		TEST COND	ITIONS	MIN TYP(1)	MAX	UNIT
OVERALL	L PARAMETER					
			All PLLS on	11		
I <sub>DD</sub>	Supply current (see Figure 1)	$f_{CLK}$ = 27 MHz, $f_{VCO}$ = 135 MHz, $f_{OUT}$ = 27 MHz	Per PLL	Ş	١	mA
I <sub>DD(OUT)</sub>	Supply current (see Figure 2)	No load, all outputs on, $f_{OUT} = 27 \text{ MHz}$	$V_{DDOUT} = 3.3 \text{ V}$	1.3		mA
I <sub>DD(PD)</sub>	Power-down current. Every circuit powered down except I2C	$f_{IN} = 0 \text{ MHz}, V_{DD} = 1.9 \text{ V}$		30	)	μΑ
V <sub>(PUC)</sub>	Supply voltage V <sub>DD</sub> threshold for power-up control circuit			0.85	1.45	٧
f <sub>VCO</sub>	VCO frequency range of PLL			70	230	MHz
f <sub>OUT</sub>	LVCMOS output frequency	$V_{DDOUT} = 3.3 V$	·		230	MHz

<sup>(1)</sup> All typical values are at respective nominal  $V_{DD}$ .

<sup>(2)</sup> Pulling range depends on crystal type, on-chip crystal load capacitance, and PCB stray capacitance; pulling range of minimum ±120 ppm applies for crystal listed in the application report VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).

<sup>(2)</sup> The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-K board).



# **Electrical Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
LVCMOS I	PARAMETER					
$V_{IK}$	LVCMOS input voltage	$V_{DD} = 1.7 \text{ V}, I_{I} = -18 \text{ mA}$			-1.2	V
lı	LVCMOS input current	$V_{I} = 0 \text{ V or } V_{DD}, V_{DD} = 1.9 \text{ V}$			±5	μА
I <sub>IH</sub>	LVCMOS input current for S0, S1, and S2	V <sub>I</sub> = V <sub>DD</sub> , V <sub>DD</sub> = 1.9 V			5	μА
I <sub>IL</sub>	LVCMOS input current for S0, S1, and S2	V <sub>I</sub> = 0 V, V <sub>DD</sub> = 1.9 V			-4	μА
	Input capacitance at Xin/CLK	$V_{ICIk} = 0 \text{ V or } V_{DD}$		6		
$C_{l}$	Input capacitance at Xout	$V_{IXout} = 0 \text{ V or } V_{DD}$		2		pF
	Input capacitance at S0, S1, and S2	$V_{IS} = 0 \text{ V or } V_{DD}$		3		Ì
CDCE813-	Q1, LVCMOS PARAMETER FOR V <sub>DDC</sub>	<sub>OUT</sub> = 3.3-V MODE				
		$V_{DDOUT} = 3 \text{ V}, I_{OH} = -0.1 \text{ mA}$	2.9			
$V_{OH}$	LVCMOS high-level output voltage	$V_{DDOUT} = 3 \text{ V}, I_{OH} = -8 \text{ mA}$	2.4			V
		$V_{DDOUT} = 3 \text{ V}, I_{OH} = -12 \text{ mA}$	2.2			İ
		$V_{DDOUT} = 3 \text{ V}, I_{OL} = 0.1 \text{ mA}$			0.1	
$V_{OL}$	LVCMOS low-level output voltage	V <sub>DDOUT</sub> = 3 V, I <sub>OL</sub> = 8 mA			0.5	V
		V <sub>DDOUT</sub> = 3 V, I <sub>OL</sub> = 12 mA			0.8	İ
		PLL bypass		3.2		
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	PLL enabled ( $f_{CLK} = f_{VCO}$ ), 70 MHz $\leq f_{VCO} \leq$ 85 MHz	1.6		4.3	ns
t <sub>r</sub> , t <sub>f</sub>	Rise and fall time	V <sub>DDOUT</sub> = 3.3 V (20%–80%)		0.6		ns
t <sub>jit(cc)</sub>	Cycle-to-cycle jitter <sup>(2)</sup>	1 PLL switching, Y2-to-Y3, 10,000 cycles		50	200	ps
t <sub>jit(per)</sub>	Peak-to-peak period jitter <sup>(2)</sup>	1 PLL switching, Y2-to-Y3		60	200	ps
t <sub>sk(o)</sub>	Output skew (see Table 2)(3)	f <sub>OUT</sub> = 50 MHz, Y1-to-Y3			440	ps
odc	Output duty cycle (4)	f <sub>VCO</sub> = 100 MHz, Pdiv = 1	45%		55%	
CDCE813-	Q1, LVCMOS PARAMETER FOR V <sub>DDC</sub>	<sub>OUT</sub> = 2.5-V MODE				
		$V_{DDOUT} = 2.3 \text{ V}, I_{OH} = -0.1 \text{ mA}$	2.2			
$V_{OH}$	LVCMOS high-level output voltage	$V_{DDOUT} = 2.3 \text{ V}, I_{OH} = -6 \text{ mA}$	1.7			V
		$V_{DDOUT} = 2.3 \text{ V}, I_{OH} = -10 \text{ mA}$	1.6			İ
		V <sub>DDOUT</sub> = 2.3 V, I <sub>OL</sub> = 0.1 mA			0.1	
$V_{OL}$	LVCMOS low-level output voltage	$V_{DDOUT} = 2.3 \text{ V}, I_{OL} = 6 \text{ mA}$			0.5	V
		V <sub>DDOUT</sub> = 2.3 V, I <sub>OL</sub> = 10 mA			0.7	İ
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	PLL bypass		3.6		ns
t <sub>r</sub> , t <sub>f</sub>	Rise and fall time	V <sub>DDOUT</sub> = 2.5 V (20%–80%)		0.8		ns
t <sub>jit(cc)</sub>	Cycle-to-cycle jitter <sup>(2)</sup>	1 PLL switching, Y2-to-Y3, 10,000 cycles		50	200	ps
t <sub>jit(per)</sub>	Peak-to-peak period jitter <sup>(2)</sup>	1 PLL switching, Y2-to-Y3		60	200	ps
t <sub>sk(o)</sub>	Output skew (see Table 2) <sup>(3)</sup>	f <sub>OUT</sub> = 50 MHz, Y1-to-Y3			440	ps
odc	Output duty cycle <sup>(4)</sup>	f <sub>VCO</sub> = 100 MHz, Pdiv = 1	45%		55%	

Jitter depends on configuration. Jitter data is for input frequency = 27 MHz,  $f_{VCO}$  = 108 MHz,  $f_{OUT}$  = 27 MHz (measured at Y2). The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider. odc depends on the output rise and fall time ( $t_r$  and  $t_r$ ); data sampled on the rising edge ( $t_r$ )



# **Electrical Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
I2C PAR	AMETER					
V <sub>IK</sub>	SCL and SDA input clamp voltage	V <sub>DD</sub> = 1.7 V, I <sub>I</sub> = -18 mA			-1.2	V
I <sub>IH</sub>	SCL and SDA input current	$V_I = V_{DD}$ , $V_{DD} = 1.9 \text{ V}$			±10	μА
V <sub>IH</sub>	I2C input high voltage (5)		0.7 × V <sub>DD</sub>			V
V <sub>IL</sub>	I2C input low voltage <sup>(5)</sup>				0.3 × V <sub>DD</sub>	V
V <sub>OL</sub>	SDA low-level output voltage	$I_{OL} = 3 \text{ mA}, V_{DD} = 1.7 \text{ V}$			0.2 × V <sub>DD</sub>	V
C <sub>I</sub>	SCL-SDA input capacitance	$V_I = 0 \text{ V or } V_{DD}$		3	10	pF
EEPRON	I SPECIFICATION					
EEcyc	Programming cycles of EEPROM		100	1000		cycles
EEret	Data retention		10			years

<sup>(5)</sup> SDA and SCL pins are 3.3-V tolerant.


# 7.6 Timing Requirements


over recommended ranges of supply voltage, load, and operating free-air temperature

			MIN	NOM	MAX	UNIT
CLK_IN						
,		PLL bypass mode	0		160	N 41 1-
f <sub>CLK</sub>	LVCMOS clock input frequency	PLL mode	8		160	MHz
t <sub>r</sub> and t <sub>f</sub>	Rise and fall time, CLK signal (20% to 80%)				3	ns
	Duty cycle of CLK at V <sub>DD</sub> / 2		40%		60%	
I2C (SEE	Figure 12)		•		·	
	CCI plant framewood	Standard mode	0		100	1.11=
f <sub>SCL</sub>	SCL clock frequency	Fast mode	0		400	kHz
	CTART setup time (CCI high hefers CRA love)	Standard mode	4.7			
su(START)	START setup time (SCL high before SDA low)	Fast mode	0.6			μS
	START hold time (SCL low after SDA low)	Standard mode	4			
t <sub>h(START)</sub>		Fast mode	0.6			μS
	SCL low-pulse duration	Standard mode	4.7			
t <sub>w(SCLL)</sub>		Fast mode	1.3			μS
	SCL high-pulse duration	Standard mode	4			
t <sub>w(SCLH)</sub>		Fast mode	0.6			μS
	CDA hald time (CDA valid often CCL lave)	Standard mode	0		3.45	
t <sub>h(SDA)</sub>	SDA hold time (SDA valid after SCL low)	Fast mode	0		0.9	μS
	CDA cotus time	Standard mode	250			
su(SDA)	SDA setup time	Fast mode	100			ns
	CCL CDA input rise time	Standard mode			1000	
t <sub>r</sub>	SCL-SDA input rise time	Fast mode			300	ns
t <sub>f</sub>	SCL-SDA input fall time				300	ns
	STOP actus time	Standard mode	4			
su(STOP)	STOP setup time	Fast mode	0.6			μS
	Bug free time between a STOP and START condition	Standard mode	4.7			
BUS	Bus free time between a STOP and START condition	Fast mode	1.3			μS




# 7.7 Typical Characteristics








# **8 Parameter Measurement Information**



Copyright © 2017, Texas Instruments Incorporated

Figure 3. Test Load



Copyright © 2017, Texas Instruments Incorporated

Figure 4. Test Load for  $50-\Omega$  Board Environment

## 9 Detailed Description

#### 9.1 Overview

The CDCExxx-Q1 devices are modular PLL-based, low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to three output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using the integrated configurable PLL.

The CDCE813-Q1 device has separate output supply pins, V<sub>DDOUT</sub>, with output of 2.5 V to 3.3 V.

The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 pF to 20 pF. Additionally, a selectable on-chip VCXO allows synchronization of the output frequency to an external control signal, that is, the PWM signal.

The deep M / N divider ratio allows the generation of zero-ppm audio-video, networking (WLAN, Bluetooth, Ethernet, GPS) or interface (USB, IEEE1394, memory stick) clocks from, for example, a 27-MHz reference input frequency.

The PLL supports spread-spectrum clocking (SSC). SSC can be center-spread or down-spread clocking, which is a common technique to reduce electromagnetic interference (EMI).


Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristics.

The device supports nonvolatile EEPROM programming for easy customization of the device to the application. It is preset to a factory default configuration (see *Default Device Configuration*). It can be reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system programming. All device settings are programmable through the SDA-SCL bus, a 2-wire serial interface.

Three programmable control inputs, S0, S1, and S2, can be used to select different frequencies, change SSC setting for lowering EMI, or control other features like outputs disable to low, outputs in Hi-Z state, power down, PLL bypass, and so forth).

The CDCE813-Q1 core operates in a 1.8-V environment. It operates in a temperature range of -40°C to 105°C.

#### 9.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated



#### 9.3 Feature Description

# 9.3.1 Control Terminal Configuration

The CDCE813-Q1 device has three user-definable control terminals (S0, S1, and S2), which allow external control of device settings. They can be programmed to any of the following functions:

- Spread-spectrum clocking selection → spread type and spread amount selection
- Frequency selection → switching between any of two user-defined frequencies
- Output state selection → output configuration and power-down control

The user can predefine up to eight different control settings. Table 1 and Table 2 explain these settings.

**Table 1. Control Terminal Definition** 

EXTERNAL CONTROL BITS		PLL1 SETTING	Y1 SETTING	
Control function	PLL frequency selection	SSC selection	Output Y2 and Y3 selection	Output Y1 and power-down selection

Table 2. PLL1 Setting (1)

	SSCx [3 BITS]	CENTER	DOWN							
SSC SELECTION	SSC SELECTION (CENTER AND DOWN)									
0	0	0	0% (off)	0% (off)						
0	0	1	±0.25%	-0.25%						
0	1	0	±0.5%	-0.5%						
0	1	1	±0.75%	-0.75%						
1	0	0	±1.0%	-1.0%						
1	0	1	±1.25%	-1.25%						
1	1	0	±1.5%	-1.5%						
1	1	1	±2.0%	-2.0%						

Center and down-spread, Frequency0, Frequency1, State0, and State1 are user-definable in PLL1 configuration register.

Table 3. PLL1 Setting, Frequency Selection (1)

FSx	FUNCTION
0	Frequency 0
1	Frequency 1

Frequency0 and Frequency1 can be any frequency within the specified f<sub>VCO</sub> range.

Table 4. PLL1 Setting, Output Selection (Y2, Y3) (1)

Y2, Y3	FUNCTION
0	State 0
1	State 1

State0 or State1 selection is valid for both outputs of the corresponding PLL module and can be power down, Hi-Z state, low, or active.



Table 5. Y1 Setting (1)

Y1	FUNCTION
0	State 0
1	State 1

(1) State0 and State1 are user definable in the generic configuration register and can be power down, Hi-Z state, low, or active.

The S1/SDA and S2/SCL pins of the CDCE813-Q1 device are dual-function pins. In the default configuration, they are defined as SDA and SCL for the serial programming interface. They can be programmed as control pins (S1 and S2) by setting the appropriate bits in the EEPROM.

#### NOTE

Changes to the control register (Bit [6] of byte 02h) have no effect until they are written into the EEPROM.

Once they are set as control pins, the serial programming interface is no longer available. However, if V<sub>DDOUT</sub> is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA and SCL).

S0 is *not* a multi-use pin; it is a control pin only.

#### 9.3.2 Default Device Configuration

The internal EEPROM of the CDCE813-Q1 device is pre-configured with a factory default configuration as shown in Figure 5 (the input frequency is routed through PLL1 to the outputs as a default). This mode can be used to clean the jitter of an incoming clock signal. However the outputs are disabled by default and need to be turned on through I2C.

The default setting appears either after power is supplied or after a power-down – power-up sequence until it is reprogrammed by the user to a different application configuration. A new register setting is programmed through the serial I2C interface.




Figure 5. Default Configuration

Table 6 shows the factory default setting for the Control Terminal Register.

#### NOTE

Even though eight different register settings are possible, in the default configuration, only the first two settings (0 and 1) can be selected with S0, as S1 and S2 are configured as programming pins in default mode.



			Y1	F	PLL1 SETTINGS	
EXTERNAL CONTROL PINS		OUTPUT SELECTION	FREQUENCY SELECTION	SSC SELECTION	OUTPUT SELECTION	
S2	S1	S0	Y1	FS1	SSC1	Y2Y3
SCL (I <sup>2</sup> C)	SDA (I <sup>2</sup> C)	0	3-state	f <sub>VCO1_0</sub>	Off	3-state
SCL (I <sup>2</sup> C)	SDA (I <sup>2</sup> C)	1	3-state	f <sub>VCO1_0</sub>	Off	3-state

<sup>(1)</sup> In default mode or when programmed respectively, S1 and S2 act as serial programming interface, I2C. They do not have any control-pin function but they are internally interpreted as if S1 = 0 and S2 = 0. S0, however, is a control pin, which in the default mode switches all outputs ON or OFF (as previously predefined).

#### 9.3.3 I2C Serial Interface

The CDCE813-Q1 device operates as a slave device on the 2-wire serial I2C bus compatible with the popular SMBus or I<sup>2</sup>C specification. It operates in the standard-mode transfer (up to 100 kbps) and fast-mode transfer (up to 400 kbps) and supports 7-bit addressing.

The S1/SDA and S2/SCL pins of the CDCE813-Q1 device are dual-function pins. In the default configuration, they are used as the I2C serial programming interface. They can be reprogrammed as general-purpose control pins, S1 and S2, by changing the corresponding EEPROM setting, byte 02h, bit [6].

#### 9.3.4 Data Protocol

The device supports Byte Write and Byte Read and Block Write and Block Read operations.

For Byte Write/Read operations, the system controller can individually access addressed bytes.

For *Block Write/Read* operations, the bytes are accessed in sequential order from lowest to highest byte (with most-significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of bytes read out are defined by Byte Count in the generic configuration register. At the *Block Read* instruction, all bytes defined in Byte Count must be read out to finish the read cycle correctly.

Once a byte has been sent, it is written into the internal register and is effective immediately. This applies to each transferred byte, regardless of whether this is a *Byte Write* or a *Block Write* sequence.

If the EEPROM write cycle is initiated, the internal SDA registers are written into the EEPROM. During this write cycle, data is not accepted at the I2C bus until the write cycle is completed. However, data can be read out during the programming sequence (*Byte Read* or *Block Read*). The programming status can be monitored by *EEPIP*, byte 01h–bit 6.

The offset of the indexed byte is encoded in the command code, as described in Table 7.

Table 7. Slave Receiver Address (7 Bits)

DEVICE	A6	A5	A4	А3	A2	A1 <sup>(1)</sup>	A0 <sup>(1)</sup>	R/W
CDCE813-Q1	1	1	0	0	1	0	1	1/0
CDCEx925	1	1	0	0	1	0	0	1/0
CDCEx937	1	1	0	1	1	0	1	1/0
CDCEx949	1	1	0	1	1	0	0	1/0

<sup>(1)</sup> Address bits A0 and A1 are programmable through the I2C bus (byte 01, bits [1:0]. This allows addressing up to 4 devices connected to the same I2C bus. The least-significant bit of the address byte designates a write or read operation.

#### 9.4 Device Functional Modes


#### 9.4.1 SDA and SCL Hardware Interface

Figure 6 shows how the CDCE813-Q1 clock synthesizer is connected to the I2C serial interface bus. Multiple devices can be connected to the bus, but it may be necessary to reduce the speed (400 kHz is the maximum) if many devices are connected.



#### **Device Functional Modes (continued)**

Note that the pullup resistors ( $R_P$ ) depend on the supply voltage, bus capacitance, and number of connected devices. The recommended pullup value is 4.7 k $\Omega$ . The resistor must meet the minimum sink current of 3 mA at  $V_{OL}$ max = 0.4 V for the output stages (for more details see the SMBus or  $I^2C$  Bus specifications in the *Timing Requirements* table).



Copyright © 2017, Texas Instruments Incorporated

Figure 6. I2C Hardware Interface

## 9.5 Programming

**Table 8. Command Code Definition** 

BIT	DESCRIPTION
7	0 = Block Read or Block Write operation 1 = Byte Read or Byte Write operation
(6:0)	Byte offset for Byte Read, Block Read, Byte Write, and Block Write operations




Figure 7. Generic Programming Sequence




Figure 8. Byte Write Protocol







Figure 9. Byte Read Protocol



(1) Data byte 0 bits [7:0] is reserved for Revision Code and Vendor Identification. Also, it is used for internal test purpose and should not be overwritten.

Figure 10. Block Write Protocol




Figure 11. Block Read Protocol




Figure 12. Timing Diagram for I2C Serial Control Interface

#### 9.6 Register Maps

# 9.6.1 I2C Configuration Registers

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCE813-Q1 device. All settings can be manually written into the device through the I2C bus or easily programmed by using the TI Pro-Clock™ software. TI Pro-Clock™ software allows the user to make all settings quickly, and automatically calculates the values for optimized performance at lowest jitter.

Table 9. I2C Registers

ADDRESS OFFSET	REGISTER DESCRIPTION	TABLE
00h	Generic configuration register	Table 11
10h	PLL1 configuration register	Table 12



The grey-highlighted bits, described in the configuration register tables in the following pages, belong to the control terminal register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2. See the *Control Terminal Configuration* section.

**Table 10. Configuration Register, External Control Terminals** 

				Y1	PLL1 SETTINGS			
	EXTERNAL CONTROL PINS			OUTPUT SELECTION	FREQUENCY SELECTION	SSC SELECTION	OUTPUT SELECTION	
	S2	S1	S0	Y1	FS1	SSC1	Y2Y3	
0	0	0	0	Y1_0	FS1_0	SSC1_0	Y2Y3_0	
1	0	0	1	Y1_1	FS1_1	SSC1_1	Y2Y3_1	
2	0	1	0	Y1_2	FS1_2	SSC1_2	Y2Y3_2	
3	0	1	1	Y1_3	FS1_3	SSC1_3	Y2Y3_3	
4	1	0	0	Y1_4	FS1_4	SSC1_4	Y2Y3_4	
5	1	0	1	Y1_5	FS1_5	SSC1_5	Y2Y3_5	
6	1	1	0	Y1_6	FS1_6	SSC1_6	Y2Y3_6	
7	1	1	1	Y1_7	FS1_7	SSC1_7	Y2Y3_7	
	Addre	ess offs	et <sup>(1)</sup>	04h	13h	10h-12h	15h	

(1) Address offset refers to the byte address in the configuration register in Table 11 and Table 12.

## **Table 11. Generic Configuration Register**

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION					
	7	E_EL	1b	Device identification (read-only): 1 is CDCE813-Q1 (3.3 Vout)					
00h	6:4	RID	Xb	Revision identification number (read-only)					
	3:0	VID	1h	Vendor identification number (read-only	Vendor identification number (read-only)				
	7	_	0b	Reserved – always write 0					
	6	EEPIP	0b	EEPROM programming Status: (4) (read-	EEPROM programming Status: <sup>(4)</sup> (read-only) 0 – EEPROM programming is completed. 1 – EEPROM is in programming mode.				
	5	EELOCK	0b	Permanently lock EEPROM data <sup>(5)</sup>		0 – EEPROM is 1 – EEPROM is	not locked. permanently locked.		
01h			0b	Device power down (overwrites S0, S1, and S2 settings; configuration register settings are unchanged) Note: PWDN cannot be set to 1 in the EEPROM.					
	4	PWDN	OB	Device active (PLL1 and all outputs are enabled)     Device power down (PLL1 in power down and all outputs in Hi-Z state)					
	3:2	INCLK	10b	lanut elegis pelections	00 – Xtal		10 - LVCMOS		
	3.2	INCLK	IOD	input clock selection:	Input clock selection: 01 – VCXO		11 – Reserved		
	1:0	SLAVE_ADR	01b	Address bits A0 and A1 of the slave red	eiver address				
	7	M1	1b	Clock source selection for output Y1:		0 - Input clock	1 – PLL1 clock		
				Operation mode selection for pins 12 ar	nd 13 <sup>(6)</sup>				
	6	SPICON	0b	0 – Serial programming interfa 1 – Control pins S1 (pin 13) ar					
02h	5:4	Y1_ST1	01b	Y1-State0/1 definition	Y1-State0/1 definition				
	3:2	Y1_ST0	01b	outputs in Hi-Z state)	00 – Device power down (all PLLs in power down and all uptuts in Hi-Z state) 10 – Y1 disabled to low 11 – Y1 enabled 10 – Y1 disabled to Hi-Z state				
	1:0	Pdiv1 [9:8]	001h	10 bit V1 output divider Ddiv1:		0 – Divider reset			
03h	7:0	Pdiv1 [7:0]	UUIN	10-bit Y1-output-divider Pdiv1: 1 to 1023 – Divid		ider value			

- (1) Writing data beyond 20h may affect device function.
- (2) All data transferred with the MSB first
- (3) Unless customer-specific setting
- (4) During EEPROM programming, no data is allowed to be sent to the device through the I2C bus until the programming sequence is completed. Data, however, can be read out during the programming sequence (*Byte Read* or *Block Read*).
- (5) If this bit is set to high in the EEPROM, the actual data in the EEPROM is permanently locked. No further programming is possible. Data, however can still be written through the I2C bus to the internal register to change device function on the fly, but new data can no longer be saved to the EEPROM. EELOCK is effective only if written into the EEPROM.
- (6) Selection of control pins is effective only if written into the ÉEPROM. Once written into the EEPROM, the serial programming pins are no longer available. However, if V<sub>DDOUT</sub> is forced to GND, the two control pins, S1 and S2, temporarily act as serial programming pins (SDA-SCL), and the two slave receiver address bits are reset to A0 = 0 and A1 = 0.



#### Table 11. Generic Configuration Register (continued)

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION
	7	Y1_7	0b	
	6	Y1_6	0b	
	5	Y1_5	0b	
04h	4	Y1_4	0b	Y1 x State selection (7) 0 - State (predefined by Y1_ST0)
U4n	3	Y1_3	0b	1 – State Selection 1 – State (predefined by Y1_ST1)
	2	Y1_2	0b	
	1	Y1_1	0b	
	0	Y1_0	0b	
05h	7:3	XCSEL	00h	Crystal load capacitor selection <sup>(8)</sup> 00h – 0 pF  01h – 1 pF  02h – 2 pF  :14h to 1Fh – 20 pF
	2:0		0b	Reserved – do not write other than 0
06h	7:1	BCOUNT	00h	7-bit byte count (defines the number of bytes which will be sent from this device at the next <i>Block Read</i> transfer); all bytes must be read out to finish the read cycle correctly.
Ubn	0	EEWRITE	0b	Initiate EEPROM write cycle (4)(9) 0- No EEPROM write cycle 1 - Start EEPROM write cycle (internal registers are saved to the EEPROM)
07h-0Fh		_	0h	Unused address range

- (7) These are the bits of the control terminal register (see Table 10). The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2.
- (8) The internal load capacitor (C1, C2) must be used to achieve the best clock performance. External capacitors should be used only to finely adjust C<sub>L</sub> by a few picofarads. The value of C<sub>L</sub> can be programmed with a resolution of 1 pF for a crystal load range of 0 pF to 20 pF. For C<sub>L</sub> > 20 pF, use additional external capacitors. The device input capacitance value must be considered, which always adds 1.5 pF (6 pF//2 pF) to the selected C<sub>L</sub>. For more about VCXO configuring and crystal recommendation, see application report VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).
- (9) The EEPROM WRITE bit must be sent last. This ensures that the content of all internal registers are stored in the EEPROM. The EEWRITE cycle is initiated with the rising edge of the EEWRITE bit. A static level-high does not trigger an EEPROM WRITE cycle. The EEWRITE bit must be reset to low after the programming is completed. The programming status can be monitored by reading out EEPIP. If EELOCK is set to high, no EEPROM programming is possible.

#### **Table 12. PLL1 Configuration Register**

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION				
	7:5	SSC1_7 [2:0]	000b	SSC1: PLL1 SSC selection (modulation amount). (4)				
10h	4:2	SSC1_6 [2:0]	000b	Down Center				
	1:0	SSC1_5 [2:1]	000b	000 (off) 000 (off) 001 – 0.25% 001 ± 0.25%				
	7	SSC1_5 [0]	0000	$010 - 0.5\%$ $010 \pm 0.5\%$				
11h	6:4	SSC1_4 [2:0]	000b	011 - 0.75% 011 ± 0.75% 100 - 1.0% 100 ± 1.0%				
1111	3:1	SSC1_3 [2:0]	000b	101 – 1.25% 101 ± 1.25%				
	0	SSC1_2 [2]	000b	110 – 1.5% 111 – 2.0% 111 ± 2.0%				
	7:6	SSC1_2 [1:0]	0000					
12h	5:3	SSC1_1 [2:0]	000b					
	2:0	SSC1_0 [2:0]	000b					
	7	FS1_7	0b	FS1_x: PLL1 frequency selection <sup>(4)</sup>				
	6	FS1_6	0b					
	5	FS1_5	0b					
13h	4	FS1_4	0b					
1311	3	FS1_3	0b	0 – f <sub>VCO1_0</sub> (predefined by PLL1_0 – multiplier/divider value) 1 – f <sub>VCO1_1</sub> (predefined by PLL1_1 – multiplier/divider value)				
	2	FS1_2	0b	vooi_i (i				
	1	FS1_1	0b					
	0	FS1_0	0b					

- (1) Writing data beyond 20h may adversely affect device function.
- All data is transferred MSB-first.
- (3) Unless a custom setting is used
- (4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.



# Table 12. PLL1 Configuration Register (continued)

(1)	<b>D</b> (2)				9.515. (				
OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>			DESCRIPTION			
	7	MUX1	0b	PLL1 multiplexer:		pypass (PLL1 is in power down)			
	6	M2	1b	Output Y2 multiplexer:	0 – Pdiv1 1 – Pdiv2				
14h	5:4	M3	10b	Output Y3 Multiplexer:	00 – Pdiv1 01 – Pdiv2 10 – Pdiv3 11 – Rese	2-divider 3-divider			
	3:2	Y2Y3_ST1	00b	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		00 – Y2 and Y3 disabled to Hi-Z state (PLL1 is in power down)			
	1:0	Y2Y3_ST0	01b	Y2, Y3- State0/1definition:	01 – Y2 and Y3 disabled to Hi-Z state 10–Y2 and Y3 disabled to low 11 – Y2 and Y3 enabled				
	7	Y2Y3_7	0b	Y2Y3_x output state selection. (4)					
	6	Y2Y3_6	0b						
	5	Y2Y3_5	0b						
4.51	4	Y2Y3_4	0b						
15h	3	Y2Y3_3	0b	0 – State0 (predefin					
	2	Y2Y3_2	0b	1 – State1 (predefined by Y2Y3_ST1)					
	1	Y2Y3_1	0b						
	0	Y2Y3_0	0b						
16h	7	SSC1DC	0b	PLL1 SSC down or center selection: 0 – Down 1 – Center					
1011	6:0	Pdiv2	00h	7-bit Y2-output-divider P	ut-divider Pdiv2: 0 – Reset and standby 1 to 127 – Divider value				
	7	_	0b	Reserved – do not write	other than (				
17h	6:0	Pdiv3	00h	7-bit Y3-output-divider P	div3:	0 – Reset and standby 1 to 127 – Divider value			
18h	7:0	PLL1_0N [11:4]	1FFh						
19h	7:4	PLL1_0N [3:0]	11 1 11						
1311	3:0	PLL1_0R [8:5]	000h	D. 1 0 (5) 00 1 11 11 11 11					
1Ah	7:3	PLL1_0R[4:0]	00011	(for more information, se		r value for frequency f <sub>VCO1_0</sub> uency Planning).			
IAII	2:0	PLL1_0Q [5:3]	10h	,	•	, , , , , , , , , , , , , , , , , , , ,			
	7:5	PLL1_0Q [2:0]	1011						
	4:2	PLL1_0P [2:0]	100b						
1Bh	1:0	VCO1_0_RANGE	00b	f <sub>VCO1_0</sub> range selection:		00 − $f_{VCO1_0}$ < 125 MHz 01 − 125 MHz ≤ $f_{VCO1_0}$ < 150 MHz 10 − 150 MHz ≤ $f_{VCO1_0}$ < 175 MHz 11 − $f_{VCO1_0}$ ≥ 175 MHz			
1Ch	7:0	PLL1_1N [11:4]	455			•			
45'	7:4	PLL1_1N [3:0]	1FFh						
1Dh	3:0	PLL1_1R [8:5]	0001	(2)					
1Eh	7:3	PLL1_1R[4:0]	000h			r value for frequency f <sub>VCO1_1</sub>			
	2:0	PLL1_1Q [5:3]	401	(for more information, see <i>PLL Frequency Planning</i> ).					
1Fh	7:5	PLL1_1Q [2:0]	10h						
	4:2	PLL1_1P [2:0]	100b	1					
	1:0	VCO1_1_RANGE	00b	f <sub>VCO1_1</sub> range selection:		00 − $f_{VCO1_{-1}}$ < 125 MHz 01 − 125 MHz ≤ $f_{VCO1_{-1}}$ < 150 MHz 10 − 150 MHz ≤ $f_{VCO1_{-1}}$ < 175 MHz 11 − $f_{VCO1_{-1}}$ ≥ 175 MHz			

<sup>(5)</sup> PLL settings limits:  $16 \le q \le 63$ ,  $0 \le p \le 7$ ,  $0 \le r \le 511$ , 0 < N < 4096



# 10 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

The CDCE813-Q1 device is an easy-to-use, high-performance, programmable CMOS clock synthesizer which can be used as a crystal buffer, clock synthesizer with separate output supply pin. The CDCE813-Q1 device features an on-chip loop filter and spread-spectrum modulation. Programming can be done through the I2C interface, or previously saved settings can be loaded from on-chip EEPROM. The pins S0, S1, and S2 can be programmed as control pins to select various output settings. This section shows some examples of using the CDCE813-Q1 device in various applications.

#### 10.2 Typical Application

Figure 13 shows the application example of CDCE813-Q1 in combination with an SoC processor and an FPD-Link3 serializer, serving as a PCLK jitter cleaner.



Copyright © 2017, Texas Instruments Incorporated


Figure 13. PCLK Jitter Cleaner Reference Design

#### 10.2.1 Design Requirements

The CDCE813-Q1 device supports spread-spectrum clocking (SSC) with multiple control parameters:

- Modulation amount (%)
- Modulation frequency (>20 kHz)
- Center spread or down spread (± or –)









Figure 14. Modulation Frequency (fm) and Modulation Amount

#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Spread-Spectrum Clock (SSC)

Spread-spectrum modulation is a method to spread emitted energy over a larger bandwidth. In clocking, spread spectrum can reduce electromagnetic interference (EMI) by reducing the level of emission from clock distribution network.



CDCS502 with a 25-MHz Crystal, FS = 1,  $f_{OUT}$  = 100 MHz, and 0%, ±0.5, ±1%, and ±2% SSC

Figure 15. Comparison Between Typical Clock Power Spectrum and Spread-Spectrum Clock

Spread spectrum clocking can be used to help reduce EMI to meet design specifications. For example, a specified EMI threshold of 55 dB/mV would require ±1% spread-spectrum clocking to meet this requirement.



#### 10.2.2.2 PLL Frequency Planning

At a given input frequency  $(f_{IN})$ , the output frequency  $(f_{OUT})$  of the CDCE813-Q1 device is calculated with Equation 1.

$$f_{\text{OUT}} = \frac{f_{\text{IN}}}{\text{Pdiv}} \times \frac{\text{N}}{\text{M}}$$

- M (1 to 511) and N (1 to 4095) are the multiplier or divider values of the PLL.
- and Pdiv (1 to 127) is the output divider. (1)

The target VCO frequency ( $f_{VCO}$ ) of each PLL is calculated with Equation 2.

$$f_{\text{VCO}} = f_{\text{IN}} \times \frac{N}{M} \tag{2}$$

The PLL internally operates as fractional divider and needs the following multiplier or divider settings:

- N
- $P = 4 int(log_2N / M)$ ; if P < 0 then P = 0
- Q = int(N' / M)
- R = N' M x Q

#### where

- int(X) = integer portion of X
- $N' = N \times 2^{P}$
- N≥M

80 MHz  $\leq f_{VCO} \leq$  230 MHz

 $16 \le Q \le 63$ 

 $0 \le P \le 4$ 

 $0 \le R \le 51$ 

#### **Example:**

for 
$$f_{IN} = 27$$
 MHz; M = 1; N = 4; Pdiv = 2 for  $f_{IN} = 27$  MHz; M = 2; N = 11; Pdiv = 2  $\rightarrow$   $f_{OUT} = 54$  MHz  $\rightarrow$   $f_{OUT} = 74.25$  MHz  $\rightarrow$   $f_{VCO} = 108$  MHz  $\rightarrow$   $f_{VCO} = 148.50$  MHz  $\rightarrow$  P = 4 - int(log<sub>2</sub>4) = 4 - 2 = 2  $\rightarrow$  N' = 4 x 2<sup>2</sup> = 16  $\rightarrow$  N' = 11 x 2<sup>2</sup> = 44  $\rightarrow$  Q = int(16) = 16  $\rightarrow$  R = 16 - 16 = 0  $\rightarrow$  R = 44 - 44 = 0

The values for P, Q, R, and N' are automatically calculated when using TI Pro-Clock™ software.

## 10.2.2.3 Crystal Oscillator Start-Up

When the CDCE813-Q1 device can be used as a crystal buffer, the crystal oscillator start-up dominates the start-up time compared to the internal PLL lock time. Figure 16 shows the oscillator start-up sequence for a 27-MHz crystal input with an 8-pF load. The start-up time for the crystal is on the order of approximately 250  $\mu$ s compared to approximately 10  $\mu$ s of lock time. In general, lock time is an order of magnitude less compared to the crystal start-up time.





Figure 16. Crystal Oscillator Start-Up vs PLL Lock Time

#### 10.2.2.4 Frequency Adjustment With Crystal Oscillator Pulling

The frequency for the CDCE813-Q1 device is adjusted for media and other applications with the VCXO control input V<sub>ctr</sub>. If a PWM-modulated signal is used as a control signal for the VCXO, an external filter is needed.



Copyright © 2017, Texas Instruments Incorporated

Figure 17. Frequency Adjustment Using PWM Input to the VCXO Control

#### 10.2.2.5 Unused Inputs and Outputs

If VCXO-pulling functionality is not required,  $V_{ctr}$  should be left floating. All other unused inputs should be set to GND. Unused outputs should be left floating.

If one output block is not used, TI recommends disabling it. However, TI recommends providing a supply for all output blocks, even if they are disabled.

# 10.2.2.6 Switching Between XO and VCXO Mode


When the CDCE813-Q1 device is in the crystal-oscillator or VCXO configuration, the internal capacitors require different internal capacitance. The following steps are recommended to switch to VCXO mode when the configuration for the on-chip capacitor is still set for XO mode. To center the output frequency to 0 ppm:

- 1. While in XO mode, put  $V_{ctr} = V_{DD} / 2$
- 2. Switch from XO mode to VCXO mode
- 3. Program the internal capacitors to obtain 0 ppm at the output.



#### 10.2.3 Application Curves

Figure 18, Figure 19, Figure 20, and Figure 21 show CDCE813-Q1 measurements with the SSC feature enabled. Device configuration: 27-MHz input, 27-MHz output.



# 11 Power Supply Recommendations

There is no restriction on the power-up sequence. In case  $V_{DDOUT}$  is applied first, TI recommends grounding the  $V_{DD}$ . In case  $V_{DDOUT}$  is powered while  $V_{DD}$  is floating, there is a risk of high current flowing on the  $V_{DDOUT}$  pins.

The device has a power-up control that is connected to the 1.8-V supply. This keeps the whole device disabled until the 1.8-V supply reaches a sufficient voltage level. Then the device switches on all internal components, including the outputs. If a 3.3-V  $V_{DDOUT}$  is available before the 1.8-V, the outputs stay disabled until the 1.8-V supply has reached a certain level.



#### 12 Layout

#### 12.1 Layout Guidelines

When the CDCE813-Q1 device is used as a crystal buffer, any parasitic across the crystal affect the pulling range of the VCXO. Therefore, take care in placing the crystal units on the board. Crystals must be placed as close to the device as possible, ensuring that the routing lines from the crystal terminals to Xin and Xout have the same length.

If possible, cut out both ground plane and power plane under the area where the crystal and the routing to the device are placed. In this area, always avoid routing any other signal line, as it could be a source of noise coupling.

Additional discrete capacitors can be required to meet the load capacitance specification of certain crystals. For example, a 10.7-pF load capacitor is not fully programmable on the chip, because the internal capacitor can range from 0 pF to 20 pF with steps of 1 pF. The 0.7-pF capacitor therefore can be discretely added on top of an internal 10-pF capacitor.

To minimize the inductive influence of the trace, TI recommends placing this small capacitor as close to the device as possible and symmetrically with respect to Xin and Xout.

Figure 22 shows a conceptual layout detailing recommended placement of power-supply bypass capacitors. For component-side mounting, use 0402 body-size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low-impedance connection to the ground plane.

#### 12.2 Layout Example




Figure 22. Annotated Layout



#### 13 器件和文档支持

#### 13.1 文档支持

#### 13.1.1 相关文档

请参阅如下相关文档:

- 《面向 CDCE(L)9xx 系列的 VCXO 应用指南》(文献编号: SCAA085)
- 《针对 CDCE(L)9xx 系列选择晶振的实际问题》(文献编号: SLEA071)
- 《针对 CDCE(L)9xx 系列的 I2C/EEPROM 常规使用》(文献编号: SCAA104)
- 《使用硅器件替代晶体或晶体振荡器》(文献编号: SNAA217)
- 《PC 在 CDCE(L)949、CDCE(L)937、CDCE(L)925、CDCE(L)813 中的应用》(SCAA105)
- 《使用低频字时钟为音频数据转换器生成低相位噪声时钟》(文献编号: SCAA088)

#### 13.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 13.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 13.4 商标

DaVinci, OMAP, Pro-Clock, E2E are trademarks of Texas Instruments. Bluetooth is a registered trademark of Bluetooth SIG, Inc. All other trademarks are the property of their respective owners.

# 13.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 13.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

## 14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请参阅左侧的导航栏。



# PACKAGE OPTION ADDENDUM

29-May-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CDCE813QPWRQ1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 105	CE813Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 29-May-2018

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCE813QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 29-May-2018



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCE813QPWRQ1	TSSOP	PW	14	2000	367.0	367.0	35.0

PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### 重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且应全权负责并确保应用的安全性,及设计人员的应用(包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够 (1) 预见故障的危险后果,(2) 监视故障及其后果,以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何应用前,将彻底测试该等应用和和该等应用所用 TI 产品的功能而设计。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI 资源"),旨在帮助设计人员开发整合了 TI 产品的 应用, 如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、访问或使用任何特定的 TI 资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时,才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准而设计。设计人员不可将任何 TI 产品用于关乎性命的医疗设备,除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备)。此类设备包括但不限于,美国食品药品监督管理局认定为 III 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的应用选择适合的 产品, 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2018 德州仪器半导体技术(上海)有限公司