


Schematic Design and RTL



Physical Design (Layout & Parasitic Simulation)



Milestone 4


Report

Integrated bandgap based ring oscillator temperature to digital converter



Milestone 5

Tapeout



Milestone 6