footer: Carsten Wulff 2021 slidenumbers:true autoscale:true theme: Plain Jane,

1 text: Helvetica header: Helvetica

TFE4152 - Lecture 1

Design of Integrated Circuits

α					
S	^	11	r	c	
\sim	v	ч		·	L

Goal for today

- Who
- Course
- Exercises
- Project
- Software
- Why
- Skills
- How

#[fit] Who

Carsten Wulff carstenw@ntnu.no





Figure 1: inline

Teaching assistants


Ehsan Lari
Erlend Kristiansen Berg
Jonas Gjendem Røysland

#[fit] Course

Description
Time schedule



[.column]



[.column]

•

Curriculum

Tentative lecture plan

Wee	ekBook	Monday	Book	Friday
34		Introduction, what are we going to do in this course. Why do you need it?	WH 1 , WH 15	Manufacturing of integrated circuits
35	CJM 1.1	pn Junctions	CJM 1.2 WH 1.3, 2.1-2.4	Mosfet transistors
36	CJM 1.2 WH 1.3, 2.1-2.4	Mosfet transistors	CJM 1.3 - 1.6	Modeling and passive devices
37		Guest Lecture - Sony	CJM 3.1, 3.5, 3.6	Current mirrors
38	CJM 3.2, 3.3,3.4 3.7	Amplifiers	CJM, CJM 2 WH 1.5	SPICE simulation and layout
39		Verilog		Verilog
40	WH 1.4 WH 2.5	CMOS Logic	WH 3	Speed
41	WH 4	Power	WH 5	Wires
42	WH 6	Scaling Reliability and Variability	WH 8	Gates
43	WH 9	Sequencing	WH 10	Datapaths - Adders
44	WH 10	Datapaths - Multipliers, Counters	WH 11	Memories
45 46	WH 12	Packaging Guest lecture - Nordic Semiconductor	WH 14	Test
47	CJM	Recap of CJM	WH	Recap of WH

Exam

- December 2021?
- \bullet 4 hours
- D aids code No handwritten or printed aids allowed. Preapproved calculator, in accordance to the exam regulations, allowed
- 70% of the final grade
- A F grade (F = Fail)

#[fit] Exercise

Facts

- 4 exercises on blackboard (somewhat modified from last year), 1 more to come, exercise 6 is special
- last years exercise and solutions on blackboard
- must have 4 of 6 exercises approved
- strict deadline (Friday XX 23:59)
- no second chances

Exercise 6: Maze in SystemVerilog

Exercise 6: Maze

- 1. Explain how the mazeEscaper.v works
- 2. Make a solution that is better
- 3. Upload PDF with explanation and verilog to Blackboard
- 4. Send maze Escaper.v as attachment to carstenw@ntnu.no with subject TFE 4152-Comp-Maze

Plan

Date	Week	Topic
2021-09-10	36	PN Junctions
2021-09-24	38	Transistors
2021-10-08	40	Current Mirrors and Amplifiers
2021-10-22	42	CMOS logic
2021-11-05	44	Logic circuits
2021-11-19	46	Maze

#[fit] Project

• 30 % of final grade




Figure 2: inline

- Groups of 2 people. Find a partner soon. Sign up on blackboard.
- Deadline: 19'th November before 12:00 (24 hour format).
- Strict deadline,

 $t > 12:00 \equiv fail$

. Both members in group must submit report.

A 10 000 Frames/s CMOS Digital Pixel Sensor

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 12, DECEMBER 2001

2049

A 10 000 Frames/s CMOS Digital Pixel Sensor

Stuart Kleinfelder, SukHwan Lim, Xinqiao Liu, and Abbas El Gamal, Fellow, IEEE

Abstract—A 352 × 288 pixel CMOS image sensor chip with perpixel single-slope ADC and dynamic memory in a standard digital 0.18-µm CMOS process is described. The chip performs "snapshot" image acquisition, parallel 8-bit A/D conversion, and digital readout at continuous rate of 10000 frames/s or 1 Gpixels/s with power consumption of 50 mW. Each pixel consists of a photogate circuit, a three-stage comparator, and an 8-bit 3T dynamic memory comprising a total of 37 transistors in 9.4 × 9.4 µm with a fill factor of 15%. The photogate quantum efficiency is 13.6%, and he sensor conversion gain is 13.1 µVe- A. t1000 frames/s, measured integral nonlinearity is 0.22% over a 1-V range, rms temporal noise with digital CDS is 0.15%, and rms FPN with digital CDS is 0.07%. When operated at low frame rates, on-chip power management circuits permit complete powerdown between each frame conversion and readout. The digitized pixel data is read out over a 64-bit (8-pixel) wide bus operating at 167 MHz, i.e., over 1.33 GB/s. The chip is suitable for general high-speed imaging applications as well as for the implementation of several still and standard video rate applications that benefit from high-speed capture, such as dynamic range enhancement, motion estimation and compensation, and image stabilization.

Index Terms—ADC, CMOS image sensor, digital pixel sensor, high-speed imaging, image sensor, memory.



Fig. 1. Simple DPS pixel block diagram.

rate applications that require high-speed capture such as sensor dynamic range enhancement and motion estimation [8]–[10].

The main drawback of DPS is that it uses more transistors per pixel than conventional analog image sensors and therefore can have larger pixel sizes. Since there is a lower bound on practical pixel size imposed by the wavelength of light, imaging optics, and dynamic range, this drawback quickly disappears as CMOS technology scales down to 0.18 μ m and below. Designing image sensors in such advanced technologies, which will be needed for implementing true camera-on-chip systems, is challenging due to the scaling of supply voltage and the increase in leakage currents [121].

In this paper, we describe a 352×288 CMOS DPS with per-pixel ADC and digital memory fabricated in a standard

Figure 3: inline

Goal

Be inspired by the paper, and design a similar system.

Design analog circuits in SPICE and digital circuits in SystemVerilog.

Minimum implementation

• 2 x 2 pixel array in SystemVerilog

- state machine to control reset, exposure, analog-to-digital conversion, and readout of the pixel array
- SPICE of pixel sensor (sensor, comparator, memory)
- Report documenting that the circuits (analog and digital) work as designed

Things it's OK to ignore

- Transistor corners
- Gray counter (ask me why)
- Voltage variation
- Temperature variation
- "nice to have features", like power optimalization, testability

What you get

Verilog testbench for pixelSensor

Verilog model of analog pixelSensor circuit

Report 1/2

• Introduction = Why?

pixelSensor_tb.v
pixelSensor.v

- Theory = How?
 - As little information as possible. Give references to sources. Assume that the reader has read the paper.
- Implementation = What?
 - Describe what you designed
 - State diagrams, with explanation
 - Circuit diagrams, with explanation

- One sub-chapter per block

Report 2/2

- Verification = Are you sure it works?
 - Describe your testbenches, and how you verified your design
 - Describe key results
- Discussion and conclusion = Why do you deserve a good grade?
- Appendix
 - SPICE netlist
 - SystemVerilog netlist
 - System Verilog testbench

You need to start now to be able to complete the project with a good grade

Proposed plan

Week	Plan
34	Register group
35	Read and understand paper
36	Sketch what you want to do
37	Write theory chapter in report
38	Design & simulation
39	Design & simulation
40	Design & simulation
41	Design & simulation
42	Verification
43	Verification
44	Write report
45	Write report
46	Deadline

#[fit] Software

You may use what ever you want, but exercises and project have been developed using AIM-Spice, ngspice, iverilog, and GKTwave on Ubuntu linux 20.10

 ${\bf SPICE}$ - AIM-Spice aimspice.com (Used for exercises) - NGSpice ngspice , version 34 (Recommended for project)

 $\bf SystemVerilog$ - iverilog Icarus Verilog, version v
11_0 - gtkwave GTKWave, version 3.3.104 - (yosys Yosys, version 0.9)

Option 1: Install everything on your computer

The software can be installed on Windows, Mac, and Linux

Pros	Cons
Once it's running, then it's easy	Take time to install Compile from source
	No support from us on installing

Option 2: Use login.stud.ntnu.no

Pros	Cons
I've tested with login.ansatt.ntnu.no	GUI windows require a bit of work
Similar to real world (desktop + server)	Online

Option 2: Quickstart for login.stud.ntnu.no

ssh to login.stud.ntnu.no, run

/bin/bash -c "\$(curl -fsSL https://raw.githubusercontent.com/wulffern/dicex/main/ubuntu_inst Connect to login from a mac/linux so you get GUI also

ssh -c aes128-ctr -YC -o "ForwardX11Timeout 4W" <username>@login.stud.ntnu.no

Option 3: Ubuntu on docker image with VNC frontend

Run Ubuntu linux on your PC via docker and use a VNC client to connect

Pros	Cons
If it works, it's easy I've tested it	Complex, so maybe there are issues Large (> 3 GB)
Offline (not for first run though)	

dicex and ciceda

Design of Integrated Circuits exercises (dicex) are the testbenches and model files you'll need https://github.com/wulffern/dicex

Custom IC Creator Electronic Design Automation (ciceda) is a docker image of a ubuntu linux with the necessary tools installed https://github.com/wulffern/ ciceda

dicex - Requirements

- Install Docker
- Install GIT
- Install TigerVNC (not needed on Mac)

dicex - Getting started

In a terminal or powershell git clone https://github.com/wulffern/dicex cd dicex

./ciceda_mac.sh See demo video

Lower your expectations on EDA software
Expect that you will spend at least
2π
times more time than planned (mostly due to software issues)
Questions?
Memo time
$https://github.com/wulffern/dic2021/tree/main/2021-06-13_why_integrated_circuits$
#[fit] Purpose
1947: First transistor. Invented by Brattain, Bardeen and Shockley, Bell labs
1961: First Monolithic Silicon IC Chip. Invented by Robert Noyce, Fairchild
https://www.statista.com/statistics/802632/world-semiconductor-shipments/
Virtex UltraScale+ VU19P (35 billion transistors)



Figure 4: inline




Figure 5: inline

Technology & Telecommunications > Hardware

Semiconductor unit shipments worldwide from 2000 to 2021 (in billions)




Figure 6: inline



Figure 7: inline




Figure 8: inline

Why would anyone buy a 1 M NOK FPGA?




Figure 9: inline

https://cerebras.net/chip/

nRF51, nRF52, nRF53 series devices from Nordic Semiconductor are all the same type of tool.

- Add connectivity (Bluetooth, Zigbee, custom radio protocol) to your product.
- Provide a microcontroller; CPU + peripherals like interfaces (SPI, UART, ADC, COMP, I2C) to process information, and interface with the world.




Figure 10: inline

#[fit] Skills

- Project flow support: Confluence, JIRA, risk management (DFMEA), failure analysis (8D)
- Language: English, Writing English (Latex, Word, Email)
- Psychology: Personalities, convincing people, presentations (Powerpoint, Deckset), stress management (what makes your brain turn off?)




Figure 1: Simplified block diagram

Figure 11: inline

- DevOps: Linux, bulid systems (CMake, make, ninja), continuous integration (bamboo, jenkins), version control (git), containers (docker), container orchestration (swarm, kubernetes)
- Programming: Python, Go, C, C++, Matlab Since 1999 I've programmed in Python, Go, Visual BASIC, PHP, Ruby, Perl, C#, SKILL, Ocean, Verilog-A, C++, BASH, AWK, VHDL, SPICE, MATLAB, ASP, Java, C, SystemC, Verilog, and probably a few I've forgotten.
- Firmware: signal processing, algorithms
- Infrastructure: Power management, reset, bias, clocks
- Domains: CPUs, peripherals, memories, bus systems
- \bullet $\mathit{Sub-systems}$: Radio's, analog-to-digital converters, comparators
- Blocks: Analog Radio, Digital radio baseband
- *Modules*: Transmitter, receiver, de-modulator, timing recovery, **state machines**
- Designs: Opamps, amplifiers, current-mirrors, adders, random access memory blocks, standard cells
- Tools: schematic, layout, parasitic extraction, synthesis, place-and-route, simulation, (System)Verilog, netlist
- Physics: transistor, pn junctions, quantum mechanics

#[fit] How

Zen of IC design (stolen from Zen of Python)

- Beautiful is better than ugly.
- Explicit is better than implicit.
- Simple is better than complex.
- Complex is better than complicated.
- Sparse is better than dense.
- Readability counts.
- Special cases aren't special enough to break the rules.
- Although practicality beats purity.
- In the face of ambiguity, refuse the temptation to guess.
- There should be one—and preferably only one—obvious way to do it.
- Now is better than never.
- Although never is often better than right now.
- If the implementation is hard to explain, it's a bad idea.
- If the implementation is easy to explain, it may be a good idea.

->

If you have questions on the course content (exercise, project, lectures)

Do

- google
- ask a someone in your class
- use the "øvingstime and labratorieøvelse" to talk to teaching assistants. Don't ask about long future (future exercises).

If none of the above works, we'll use first few minutes in each lectures for questions on the previous content (but not future content).

Don't

- send email with questions on excercise, project, lectures etc. Long response time.
- use Teams. It interrupts the person your contacting.
- come to the office. I'm only at NTNU 20%.

There are approx 130 students. Email, teams, f2f does not scale.

Lecture 2: Manufacturing of integrated circuits

Homework => Sam Zeloof Home Chip Fab

#[fit] Thanks!