# An 8-bit 60-MS/s 8.1mW ${f Differential}$ Comparator-Based Switched-Capacitor Pipelined ADC in 90nm CMOS Technology

#### Abstract

verter (MDAC) use current sources and a comparator to do charge transfer. Continuous time bootstrapped switches are used in the first stage to reduce

We present the first differential comparator-based switch capacitor (CBSC) pipelined ADC. The switched-capacitor multiplying digital-to-analog con-

signal dependent switch resistance. A simple calibration correct for com-

parator delay variation due to manufacturing. Calibration reduces ramp overshoot, which dominate the non-linearity in CBSC ADCs. The ADC is produced in a 90nm low-power CMOS technology. The ADC core is 0.85mm

x 0.35mm, with a 1.2V supply for the core and 1.8V for input switches. The ADC has an effective number of bits (ENOB) of 7.05-bit, and a power dis-

sipation of 8.1 mW at 60 MS/s.

#### ${f Introduction}$

OWNSCALING of CMOS technology continue to challenge the analog designer. Reduced power supply, due to reliability concerns [1], and reduced transistor output resistance, due to shorter channels [2], lead circuits, is hard to design in nano-scale technologies. Techniques like correlated level shifting [3], open-loop residue amplifiers [4], gain calibration [5], [6] and comparator-based switched capacitor circuits

to low headroom and low intrinsic gain. As a consequence, high-gain operational amplifiers (opamp), the key component in most switched-capacitor

(CBSC) [7] have been developed to either make the opamp easier to design, or replace the opamp completely. Introduced in [7], CBSC is a completely new approach to switchedcapacitor circuits, it replaces the opamp with a comparator and a current

source; to demonstrate the technique a prototype 10-bit 8-MS/s 2.5-mW pipelined ADC was presented. A year later a 200-MS/s 8-bit 8.5-mW Zero-Crossing-Based pipelined ADC, which replaced the comparator with a zerocrossing detector, was presented [8]. These implementations were explained in more detail in [9] and [10].

Both prototypes were single ended implementations. Single ended ADCs

suffer under greater sensitivity to power supply noise and lower signal swings compared to a differential ADC. We present a differential implementation of a CBSC ADC, and to the best of our knowledge, it is the first silicon proven differential CBSC. Although, simulation results of a pseudo-differential CBSC sigma-delta is detailed in [11].

The paper is organized as follows: Section 0.3 summarize opamp based switch capacitor circuits. Section 0.4 explain the CBSC circuits and detail a model of the output voltage of a CBSC MDAC. The circuit implementation

is explained in Section 0.5. Calibration of the ADC is presented in Section 0.6 and Section 0.7 present the measurement results.

#### Opamp Based Switched Capacitor Circuits

Switched capacitor circuits are prevalent in pipelined ADCs because of their

robustness and accuracy. Doing arithmetic operations like summation, subtraction, and amplification is possible in SC circuit with high accuracy.

The accuracy of SC circuits is limited by capacitor matching, which can

be accurately set in integrated circuits (on the order of 0.1 percent [12]).

SC circuits are usually designed with an opamp feedback loop as shown Most SC circuits have two clock phases, sampling and charge

transfer. Fig. 1 is a amplifier where the input is sampled in phase  $p_1$ , and charge

has infinite gain the discrete time transfer function for Fig. 1 is a delayed

is transferred from  $C_1$  to  $C_2$  in  $p_2$  by forcing  $V_x$  to ground. If the opamp

where the gain determined by the capacitance ratio.

assume  $C_1 = C_2$ , so the amplifier has a gain of two.

With finite gain in the opamp the transfer function is

 $H_0(z) = \frac{C_1 + C_2}{C_2} z^{-1}$ 

 $H_1(z) = H_0(z) \times \frac{1}{1 + (C_1/C_2 + 1)/A}$ 

where A is the DC gain of the opamp. For the remainder of this work we

amplification

 $\mathbf{3}$ 

(1)

(2)

achieve a high DC gain, due to the decreased output resistance of nano-scale

Finite gain in opamp reduce the gain of the SC amplifier. Normally a gain error is not a significant problem, but in pipelined ADC a gain error cause static non-linearities, which reduce the resolution. In technologies like  $0.18\mu m$  and  $0.35\mu m$  a high DC gain requirement pose few problems. It is trivial to make two stage amplifiers with enough gain for high accuracy systems. And if a folded-cascode amplifier does not have enough gain, one can use multiple stages, or gain boosting. As the CMOS technology scales, however, it is increasingly difficult to transistors and reduced headroom.




Figure 1: Switched capacitor amplifier with an operational amplifier

# Comparator-Based Switched Capacitor Circuit

matters is that the output voltage is correct when the next stage samples,

which is usually at the end of charge transfer.

Instead of an opamp a current source and a comparator can be used

[7]. An opamp forces the virtual ground condition while CBSC charge the

output with a current source and detect when virtual ground is reached. An example of a single ended CBSC is shown in Fig. 2, only charge transfer

First, the output is reset to the lowest voltage in the system (usually the negative supply (VSS)). This ensures that  $V_X$  start below the virtual ground (common mode). The current sources are turned on at the start of

When reset ends the current source charge the output capacitance. The voltage at  $V_O$  and  $V_X$  rise until the comparator detect virtual ground ( $V_X =$  $V_{CM}=0$ ). Due to the comparator delay it takes a moment for the current

The overshoot can be corrected in several ways. One way is using two ramps [7], one fast and one slow, the fast ramp does an estimate of the output voltage, while a slow ramp in the opposite direction discharge the overshoot. Another is to change the threshold of the comparator to compensate for the overshoot [8], which is how our ADC is implemented. An

A fundamental difference between opamp based SC and CBSC is that

The noise properties of comparator-based and zero-crossing-based converters has been exhaustively covered by [13] and [14] and will not be dis-

A analytical model of the output voltage is presented in the next section.

opamp based SC settle during charge transfer, CBSC never settle. current from the current source is fully on until it is turned off, in an opamp based SC all currents in capacitors and switches (outside of the opamp) go asymptotically to zero as the opamp settles. In CBSC the current in capacitors and switches are in one of two states, constant or zero, and they are only zero when the final value has been determined. As a result, switch resistance cause offset and a non-linearity (switches have signal dependent resistance) [9], [10]. But effects can be minimized by splitting the current source [10], or reducing switch resistance. Reduced current helps, but the current in CBSC is proportional to frequency so high speed require high

phase is shown, sampling phase is equivalent to opamp based SC.

reset and use reset to settle.

current.

cussed in this work.

source to turn off, which results in a overshoot.

overshoot can be completely cancelled if the ramp is linear.

It does not matter how a SC circuit arrive at the output voltage. What

5

(4)

Figure 2: Comparator-based switched-capacitor circuit

#### Output Voltage Model

time  $T_{V_I}$  is given by

Assume finite resistance in current source. Kirchhoff's current law give the differential equation

$$I_0 = C_O \frac{dV_O(t)}{t} + V_O(t)/R_O \tag{3}$$

 $I_0 = C_O \frac{dV_O(t)}{dt} + V_O(t)/R_O$ 

where  $C_O$  is the capacitance at the output,  $V_O$  is the output voltage,  $I_0$  is

the current in the current source and 
$$R_0$$
 is the output impedance of the current source. Solving the differential equation yields.
$$V_O(t) = I_0 R_O \left( 1 - e^{-\frac{t}{R_o C_O}} \right) \tag{4}$$

The time t is the sum of  $T_{V_I}$  — the time to charge to the ideal output voltage  $(V_O(t) = 2V_I)$ — and the comparator delay  $T_D$ . The ideal charge

 $T_{V_I} = -ln\left(\frac{-2V_I}{R_O I_0} + 1\right)C_O R_O$ (5)

To compensate for the comparator delay the comparator threshold  $(V_{CT})$ can be changed so the comparator start switching before  $V_O = 2V_I$  is reached. Accordingly, the charge time can be written as

$$t = -ln\left(-2\frac{V_I - V_{CT}}{R_O I_0} + 1\right)C_O R_O + T_D$$

Inserting (6) in (4) results in

$$T_D$$

 $V_O(t) = 2e^{-\frac{T_D}{R_O C_O}} V_I + I_0 R_O [1 - e^{-\frac{T_D}{R_0 C_O}} (1 + 2 \frac{V_{CT}}{I_0 R_O})]$ 

The gain in the MDAC should be two, but from (7) we see the gain is smaller than two  $(2e^{-T_D/R_OC_O})$ . This gain error will cause static non-linearities

error correction is performed off-chip in software for testability.

when a CBSC circuit is used in a pipelined ADC. The gain error is a function of the comparator delay, the output resistance and output capacitance.

The last factor in (7) is the overshoot.

(6)

(7)

# Implementation

The ADC is an 8-bit differential comparator-based switched capacitor pipelined ADC. It has continuous time bootstrapped input switches and comparatorbased switched-capacitor MDAC. It differs from other CBSC ADC [8], [7]

Each pipelined stage is controlled by a 22-bit calibration string, gener-

by being the first fully differential CBSC ADC. A system level diagram is

shown in Fig. 3. The ADC has seven 1.5-bit pipelined stages and a 1.5-bit flash at the end.<sup>1</sup> An on-chip non-overlapping clock generator produce the clock phases from an external clock. Reference voltages are generated off-chip. Digital

ated off-chip and written to the ADC through a serial interface. The circuit implementation of blocks in Fig. 3 are detailed in the following sections.

#### Stage ADC/Comparator Design

Each stage in the pipelined ADC has a 1.5-bit analog-to-digital converter,

often referred to as the sub ADC (SADC). The 1.5-bit architecture use redundancy to correct for offset errors in SADC comparators [15]. As a result, dynamic comparators can be used, which have large offsets but consume lit-

tle power. In this converter the resistive divider dynamic comparator is used [16].  $^1\mathrm{The}$  ADC was designed as a 10-bit ADC with eight stages and a 2 bit flash. But, measurements showed more noise than expected. So the MDAC in stage 8 was turned off and the output of the flash ignored.

8b Digital error correction (off chip in software) digital output Off chip, Analog Stage Stage Stage 1.5 bit offline

flash

Non-overlapping

clock gen

2

7

calibration engine

clock (f<sub>s</sub>)

Figure 3: System level diagram of pipelined ADC

Ref. Voltages

(gen. off chip)

#### Stage MDAC Architecture Fig. 4 shows the MDAC of stage one and the sampling network of stage

Biasing

Implementation

Input

two. The stage operates on four phases  $p_1$ ,  $p_2$ ,  $p_r$  and  $p_{1a}$ . An advanced clock phase  $p_{1a}$ , samples the input signal before  $p_1$  turns off, this reduces the problem of signal dependent charge injection from  $p_1$  switches. In phase  $p_1$  the comparator is preset by forcing the comparator inputs to reference voltages  $V_{RN}$  and  $V_{RP}$ , so the output of the comparator is known a the end of  $p_1$ . The output is reset in  $p_r$ , forcing  $V_{XP} < V_{XN}$ . The input switches in

## the first stage are continuous time bootstrapped switches.

Continuous time bootstrapped switch


Bootstrapped switches are used to reduce the signal dependent charge injection and signal dependent switch conductance [17]. In bootstrapped switches a constant gate source voltage is applied to the switch. One method

charges a capacitor to a fixed voltage when switch is off, and when the switch is turned on the capacitor is connected between the source and gate of the

switch, thus acting as a battery to keep the gate source voltage constant [17]. Another approach is continuous time bootstrapping [18]. A source fol-

lower tracks the input signal with gate source voltage of the switch set by the gate source voltage of the source follower. Fig. 5 shows the continuous time bootstrapped switch. Thick oxide transistors (marked in Fig. 5 by

thick gates) are used reduce reliability concerns. The source follower  $M_2$  is biased by  $M_1$ . An inverter  $(M_3 \text{ and } M_4)$ 



control the gate voltage of the switch  $(M_S)$ , the inverter switches between

the level shifted input  $(V_A)$  and ground. When the switch is on  $(p_1 \text{ high}) M_5$  shorts the bulk of  $M_S$  to the input, reducing the body effect and improving reliability (keeps gate bulk constant). When the switch is off  $M_6$  shorts the

bulk to ground to avoid forward biasing the bulk-drain PN junction.

### Comparator with adjustable threshold

A two stage continuous time amplifier (Fig. 6) with a differential first stage and single ended common source second stage is used as the comparator. In phase  $p_1$  the comparator inputs are reset to  $V_{RN}$  and  $V_{RP}$  (as shown in Fig. 4), so the output is known at the end of  $p_1$ . With preset the design of control logic between comparator and current sources is simplified. Phase  $p_2$  start by resetting the MDAC outputs, this cause  $V_{XN}$  to increase and  $V_{XP}$  to decrease. When reset is complete the current sources start charging

the MDAC outputs, as a result  $V_{XN}$  falls and  $V_{XP}$  rise. The comparator will start to flip when  $V_{XN} = V_{XP}$ .

Fig. 7 shows  $V_{XN}$  and  $V_{XP}$  as a function of time for different comparator thresholds  $V_{XN}$ .

Fig. 7 shows  $V_{XN}$  and  $V_{XP}$  as a function of time for different comparator thresholds  $(V_{CT})$ . The comparator should turn off current sources when  $V_{XP} = V_{XN}$ , but because the comparator has a delay  $(T_C)$  the current sources will turn off later, causing an overshoot (Fig. 7(a)). Adjusting the threshold of the comparator will change the amount of overshoot. If  $V_{CT}$  is




Figure 5: Continuous time bootstrapped switch




Figure 6: Comparator with adjustable threshold

less than  $\pm V_{REF}/4$  in a 1.5-bit stage.

 $(I_A = I_B + I_C)$ , the comparator threshold is defined as the differential input voltage when the branch currents are equal  $(I_B = I_C)$ . Equal currents occur when

 $\beta V_{EFF1}^2 = \beta V_{EFF2}^2 + I_u \times D$ 

where  $\beta = \frac{1}{2} \mu_n C_{ox} \frac{W}{L}$  and  $V_{EFF,X}$  is the effective gate overdrive of transistors  $M_X$ . If D=0 the currents are equal when the effective gate overdrive is equal, which occurs when the positive and negative inputs are equal. If

The comparator threshold is controlled with a 6-bit current DAC in parallel with  $M_2$ , shown as a controlled current source. In Fig. 6  $I_u$  is a unit current and D is an integer given by  $D = 2^0b_0 + 2^1b_1 + 2^2b_2 + 2^3b_3 + 2^4b_4 + 2^5b_5$ . The current in the current source  $I_A$  is the sum of the two branch currents

adjusted optimally there will no overshoot (Fig. 7(b)). If  $V_{CT}$  is less than optimal the output undershoots (Fig. 7(c)). From the figure we see that a non-optimal threshold cause an offset in the MDAC output, as shown in (4). If the offset is small it is corrected by the digital error correction inherent to 1.5-bit stage architecture, the extra offset from the overshoot increase the demands on the dynamic comparators because the sum of offsets must be

D>0 the currents are equal when the effective overdrive of  $M_1$  is larger than the effective overdrive of  $M_2$ , which occurs when  $V_{IN} > V_{IP}$ .

(8)

The nominal delay of the comparator (including schmitt trigger and logic gates) is  $T_C = 0.5ns$ . With the 6-bit DAC the effective delay of the comparator can be controlled from  $T_C = -0.9ns$  to  $T_C = 0.5ns$ . V<sub>CT</sub> = Optimal V<sub>CT</sub> < Optimal **VCM** VCM **VCM** VRN VRN VRN

(a) Comparator threshold (b) Optimal comparator (c) Comparator threshold less than optimal value equal to zero threshold Figure 7: Voltage versus time for the nodes  $V_{XN}$  and  $V_{XP}$  as a function of comparator threshold

effect, we use regulated cascode current sources (Fig. 8). A PMOS current source is used for the pull up current, and a NMOS current source is used for the pull down current. Both the cascode and the common source transistor are turned off when the current source is turned off.

A single boost amplifier is shared between current sources to save power. The amplifier sees a variable capacitive load (the load varies with how many current sources are enabled), which affects settling and stability, both man-

The current source is programmed with an 8-bit word. But it only has 6-bit resolution due to intentional overlap. The NMOS and PMOS sources are controlled separately. If the PMOS and NMOS currents are different the output common mode of the MDAC will be different from (VDD-VSS)/2. Simulations suggest that an active common mode control is unnecessary.

A linear ramp requires high output resistance in current sources. To that

11

Implementation

Current sources

ageable challenges.

 $V_{BP}$ 

ا POUT

Figure 8: Regulated cascode current source with high output resistance

Figure 8: Regulated cascode current source with high output resistance

Biasing circuitry, digital error correction and reference volt-

ages

The pipelined core has simple bias circuitry with two external bias currents, one for all analog circuits and one to control the delay of current starved

inverters used to generate the reset phase  $(p_r)$ . Current mirrors are cascoded when possible. External reference voltages are used for testability,

CMOS logic IO buffers. Synchronization, recombination and digital error correction is performed in software.

so the power consumed by the references is not included in reported power dissipation. The digital outputs from the SADCs are brought off-chip by

#### Calibration In CBSC some form of auto-zeroing or calibration is required. This can be

seen from (7), the overshoot is proportional to  $I_0$  and inversely proportional to the output capacitance of the MDAC. Both current and capacitance change with process corner.

Each stage has three calibration words, one for each current source and one for the comparator. The calibration word for the current sources is 8-

bit, and 6-bit for the comparator threshold, in total, 22-bits per stage. All seven stages are calibrated, which results in  $2^{154} - 1$  combinations, a large solution space. It is impossible to test all combinations in such a large solution space.<sup>2</sup> So we use two different calibration algorithms: one deterministic time com-

parator threshold calibration, and a non-deterministic time genetic algorithm. The first only corrects for overshoot due to comparator delay, while

the second also corrects for some of the mismatch between current sources.

#### Deterministic time comparator threshold calibration

A flowchart of the calibration algorithm is shown in Fig. 9. The current source word  $W_{I[N]}$  is the same for all stages, so all stages will have the same nominal current. Initially all currents are set to zero,  $W_{I[0-7]} = 0$ . The

0). The maximum value of the comparator threshold is  $W_{CMAX} = 2^6 - 1$ , and the minimum value is  $W_{MIN} = 0$ . M and N are the indexes of the

comparator threshold word  $W_{C[N]}$  is also set to zero for all stages ( $W_{C[N]}$  =

inner and outer loop. Calibration starts by turning on the current in the first stage  $(W_{I[0]} =$  $W_{IDEF}$ , where  $W_{IDEF}$  is a sufficient current for the speed of the ADC). The comparator threshold is set to half the distance between the maximum

and minimum word given by 
$$W_{C[N]} = \left\lceil \frac{W_{CMAX} + W_{CMIN}}{2} \right\rceil \tag{}$$

 $^2 \mathrm{Assuming}$  one combination could be tested each clock cycle it would take  $48 \times 10^{30}$ 

offset is negative the comparator threshold is reduced  $(W_{CMAX} = W_{C[N]})$ . The inner loop index is updated (M = M + 1), and the search continues. The inner loop performs a binary search for the correct comparator threshold in each stage. The outer loop turns on more and more stages as the

The ADC is updated with the new calibration words — in the prototype the calibration algorithm is written in software and the calibration words are written to the ADC using a serial interface, however, the calibration

13

inner loop completes.

If we assume the time spent writing the calibration words to the ADC is insignificant the calibration algorithm will complete after  $7 \times 7 \times 256 = 12.5k$  clock cycles. A genetic algorithm was used to verify that this calibration algorithm finds a solution close to optimum.

Non-deterministic calibration

To verify the comparator threshold calibration a genetic algorithm is used.

A genetic algorithm models evolution and has been shown to find solutions for large search spaces [19]. The disadvantage of the genetic algorithm is the non-deterministic run time, since it cannot be determined analytically how long it takes before a good solution is found. The genetic algorithm

varies both current and comparator threshold in the ADC.

# Experimental Results

Experimental Results

algorithm can easily be integrated in hardware.

#### D 1, C 11 ,

is 2.4-bits.

Results of calibration

The input signal during calibration is a sinusoidal input close to the Nyquist fraguency (f. 20.4 MHz). Fig. 10, shows the processor of integral page.

frequency ( $f_i = 29.4MHz$ ). Fig. 10 shows the measured integral non-linearity (INL) and differential non-linearity (DNL) for three different cases. Fig. 10(a) shows the INL and DNL for the default calibration words set

before production based on simulation. Here the comparator threshold is too low, which results in an overshoot. For the un-calibrated case the ENOB




Figure 9: Deterministic time comparator threshold calibration

capacitance is to low.

cause of the gain error.

15

The best solution is used for the remainder of the measurements.

DNL improves from +36/-9 LSB to +1.6/-1.8 LSB, as shown in Fig. 10(b). With comparator threshold calibration the ENOB is 6.5-bit. The INL shows signs of a gain error, and multiplying the bits from the first stage by 1.022 improve the ENOB to 6.9-bit. From (7) this suggest that either the comparator delay is too long, the output resistance is reduced or

Using the genetic algorithm a better solution is found, shown in Fig. 10(c). The best solution improve the ENOB by 0.5-bit, resulting in a peak ENOB of 7.05-bit. This solution use less current in the first stage than used with comparator threshold calibration, which does increase the output resistance of the first current sources. According to (7) this would reduce the gain error, but reduced output resistance has not been confirmed as the

(a) No calibration, default (b) Deterministic calibra- (c) Non-deterministic calivalues set before before pro- tion of comparator thresh- bration of positive and negduction olds with current fixed ative current plus compara-

Figure 10: INL and DNL for uncalibrated, offset calibration and genetic

tor threshold using a ge-

netic algorithm.

algorithm

## Measured Power and Accuracy

The micrograph of the ADC is shown in Fig. 12 and a summary of the ADC performance is shown in Table 1. It achieves a signal-to-noise and distortion ratio (SNDR) of 44.2-dB (7.05-bit) at Nyquist, with a sampling frequency

of 60MS/s and a power dissipation of 8.1mW (6.4mW for ADC core and 1.7mW for clock generator and distribution), which result in a Walden figure signal amplitude of -1 dBFS is used.

SFDR best at that frequency.

16

Nyquist. The SNDR and SNR change little with input frequency, and the effective resolution bandwidth extend well above the Nyquist frequency (Fig 13). The SFDR change with frequency and is maximum at Nyquist, the

calibration algorithm used this frequency and we assume that is why the

A 8192 point FFT of the ADC output is shown in Fig 11. Coher-

The ADC has a spurious free dynamic range of (SFDR) of 60-dB at

ent sampling and a Hanning window is used to avoid spectral leakage into neighboring FFT bins. Simulation of the ADC showed a peak SNDR of 9-bits, but as [10], we measured more noise than expected. Some of the extra noise appear to be coming from digital IO. As [10] we noted a strong correlation between digital IO supply voltage and noise level in the ADC. In theory the power supply rejection is better in a differential design, which could suggest that there is mismatch between the differential paths in the ADC, but this has not been quantified. -20




Figure 11: A 8192 point FFT of the ADC output

 $<sup>^{3}</sup>FOM = P/2^{B}f_{S}$  $^4FOM = P/2^{2B}f_s$ 




Figure 12: Chip micrograph. Stage 8 and flash are not used.

Table 1: Summary of calibrated ADC performance	
Technology	1.2V/1.8V 90nm CMOS
Sampling Frequency	60 MS/s
Resolution	8 bits
Full scale input	0.8V
Size	0.85mm x0.35 mm
DNL (LSB)	0.52 / -0.54
INL (LSB)	0.6 / -0.77
SNR (29.4MHz input)	44.5 dB
SNDR (29.4MHz input)	44.2 dB
SFDR (29.4MHz input)	60 dB
Analog power	$6.39 \mathrm{mW}$
Clock power	1.69mW
Waldon Figure of Merit	1.0 pJ/step
Thermal Figure of Merit	7.7 fJ/step




Figure 13: SNDR, SNR and SFDR versus frequency, sampling frequency is 60MS/s. Calibration words are constant.

#### Conclusion

The first differential comparator-based switch capacitor (CBSC) pipelined ADC was presented. The switched-capacitor multiplying digital-to-analog converter (MDAC) use current sources and a comparator to do charge transfer. Continuous time bootstrapped switches were used in the first stage to

reduce signal dependent switch resistance. A simple calibration correct for comparator delay variation due to manufacturing. Calibration reduce ramp overshoot, which dominate the non-linearity in CBSC ADCs. The ADC was produced in a 90nm low-power CMOS technology. The ADC core is

0.85mm x 0.35mm, with a 1.2V supply for the core and 1.8V for input switches. The ADC has an effective number of bits (ENOB) of 7.05-bit, and a power dissipation of 8.1mW at 60MS/s.

# Acknowledgements

We thank professors David Johns and Ken Martin for their advice during design of the ADC, and thank the Electrical and Computer Engineering Department, University of Toronto for their hospitality during our stay.

# Bibliography

- [1] H. Iwai, "Cmos technology-year 2010 and beyond," IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 357–366, 199.
- [2] A.-J. Annema, B. Nauta, R. van Langevelde, and H. Tuinhout, "Analog circuits in ultra-deep-submicron cmos," IEEE J. Solid-State Circuits,
- vol. 40, no. 1, pp. 132–143, 2005.
- [3] B. R. Gregoire and U.-K. Moon, "An over-60db true rail-to-rail per-
- formance using correlated level shifting and an opamp with 30db loop gain," in ISSCC Digest of Technical Papers, 2008, pp. 540–541.
- [4] B. Murmann and B. E. Boser, "A 12-bit 75-ms/s pipelined add using
- open-loop residue amplification," IEEE J. Solid-State Circuits, vol. 38, no. 12, 2003. [5] B. Hernes, J. Bjørnsen, T. Andersen, H. Korsvoll, F. Telsto, A. Briskemyr, C. Holdo, and O. Modsvor, "A 92.5mw 205ms/s 10b pipeline if add
- implemented in 1.2v/3.3v 0.13um cmos," in ISSCC Digest of Technical Papers, 2007, pp. 462–615. [6] J. McNeill, M. C. W. Coln, and B. J. Larivee, "Split add architecture
  - for deterministic digital background calibration of a 16-bit 1-ms/s adc," IEEE J. Solid-State Circuits, vol. 40, no. 12, 2005.
- [7] T. Sepke, J. K. Fiorenza, C. G. Sodini, P. Holloway, and H.-S. Lee,
- "Comparator-based switched-capacitor circuits for scaled cmos technologies," in ISSCC Digest of Technical Papers, 2006, pp. 220–221.

adc," in ISSCC Digest of Technical Papers, 2007, pp. 460–615.

[8] L. Brooks and H.-S. Lee, "A zero-crossing-based 8b 200ms/s pipelined

[9] J. K. Fiorenza, T. Sepke, P. Holloway, C. G. Sodini, and H.-S. Lee, "Comparator-based switched-capacitor circuits for scaled cmos techpipelined adc," *IEEE J. Solid-State Circuits*, vol. 42, no. 12, pp. 2677–2687, 2007.
[11] D. Prelog, M. Momeni, B. Horvat, and M. Glesner, "Cascade deltasigma modulator with pseudo-differential comparator-based switched-capacitor gain stage," *Analog Integrated Circuits and Signal Processing*, vol. 51, pp. 201–206, 2007.

[12] D. Johns and K. Martin, Analog Integrated Circuit Design. John Wiley

[13] T. Sepke, "Comparator design and analysis for comparator-based

[10] L. Brooks and H.-S. Lee, "A zero-crossing-based 8-bit 200ms/s

nologies," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2658–2668,

Bibliography

20

2006.

& Sons, Inc., 1997, p. 185.

put., vol. 1, pp. 3–17, 1997.

- switched-capacitor circuits," Ph.D. dissertation, MASSACHUSETTS INSTITUTE OF TECHNOLOGY, 2006.

  [14] A. Chow and H.-S. Lee, "Transient noise analysis for comparator-based switched-capacitor circuits," in *Circuits and Systems*, 2007. IS-
- [15] S. H. Lewis, H. S. Fetterman, G. F. Gross, Jr., R. Ramachandran, and T. R. Viswanathan, "A 10-b 20-msample/s analog-to-digital converter," *IEEE J. Solid-State Circuits*, vol. 27, no. 3, 1992.

CAS 2007. IEEE International Symposium on, 2007, pp. 953–956.

- [16] T. B. Cho and P. R. Gray, "A 10 b, 20 msample/s, 35 mw pipeline a/d converter," *IEEE J. Solid-State Circuits*, vol. 30, no. 3, 1995.
  [17] A. M. Abo and P. R. Gray, "A 1.5-v, 10-bit, 14.3-ms/s cmos pipeline analong-to-digital converter," *IEEE J. Solid-State Circuits*, vol. 34,
- no. 5, 1999. [18] D. Jakonis and C. Svensson, "A 1ghz linearized cmos track-and-hold
  - circuit," in *Proc. ISCAS 2002*, vol. 5, 2002, pp. V–577–V–580.
- [19] T. Back, U. Hammel, and H.-P. Schwefel, "Evolutionary computation: comments on the history and current state," *IEEE Trans. Evol. Com-*



tor circuits.

Bibliography

tronics, Norwegian University of Science and Technol-

ogy (NTNU), in 2002. He was employed as a research assistant at NTNU during 2003-2004. Since 2004 he

has been working towards his PhD. In 2006-2007 he

was a visiting researcher at Department of Electrical and Computer Engineering, University of Toronto. His

present research interest include analog and mixed-

signal CMOS design, and design of analog-to-digital converters with a particular focus on comparator based switched capaci-

> Trond Ytterdal received his M.Sc. and Ph.D. degrees in electrical engineering from the Norwegian In-

> stitute of Technology in 1990 and 1995, respectively.

He was employed as a research associate at the Department of Electrical Engineering, University of Virginia (1995-1996) and as a research scientist at the Electrical,

Computer and Systems Engineering Department, Rensselaer Polytechnic Institute in Troy, New York (1996-1997). From 1997 to 2001 he worked as a senior ASIC

Carsten Wulff received the M.Sc degree in electrical engineering from the Department of Physical Elec-

designer at Nordic Semiconductor in Trondheim, Nor-

way. In 2001 he became a Professor at the Department

of Electronics and Telecommunication, Norwegian University of Science and

Technology (NTNU). Prof. Ytterdal's present research interests include design of analog integrated circuits, behavioral modeling and simulation of

mixed-signal systems, modeling of nanoscale transistors and novel device structures for application in circuit simulators. He has published more than 100 scientific papers in international journals and conference proceedings.

He is a co-author of the books Semiconductor Device Modeling for VLSI

(Prentice Hall, 1993), Introduction to Device Modeling and Circuit Simulation (Wiley, 1998) and Device Modeling for Analog and RF CMOS Circuit

Design (Wiley, 2003), and has been a contributor to several other books published internationally. He is also a co-developer of the circuit simulator AIM-Spice. Prof. Ytterdal is a member of The Norwegian Academy of Technological Sciences and a Senior Member of IEEE.