# Design Of A 7-bit, 200MS/s, 2mW Pipelined ADC With Switched Open-Loop Amplifiers In A 65nm CMOS Technology

Carsten Wulff, Trond Ytterdal

Department of Electronics and Telecommunication, Norwegian University of Science and Technology, N-7491 Trondheim, Norway

ADC with switched open-loop amplifiers in a 65nm CMOS technology. As a result of turning off the open-loop amplifiers during sampling we reduce the power dissipation by 30%. The ADC achieves a SNDR of 40dB close to the Nyquist frequency,

with a power dissipation of 2mW, which results in a Walden FOM of 0.13pJ/step and a Thermal FOM of 1.6fJ/step.

Abstract—We present the design of a 7-bit 200MS/s pipelined

I. INTRODUCTION

Low resolution high speed ADCs have historically been

Flash based architectures. The Flash ADC is a fast architecture due to it's parallel nature. However, it is a very inefficient architecture. One of the reasons for its inefficiency is that it is not possible, with current processing technology, to get the input capacitance down to what is the minimum required by thermal noise. This is mostly due to parasitic capacitances from transistors and metal routing.

Before we begin our argumentation we should define what we mean with parasitic capacitances. We define parasitic capacitance as; any capacitance that is not required by the operation of the circuit.

One of the fundamental limitations of an ADC is the thermal noise power, which is usually represented as  $V_{thermal}^2(t) = a \times kT/C$  where a is a constant, k is Boltzmann's constant, T is the temperature in Kelvin and C is the sampling capacitance.

Thermal noise power sets the lower limit for how much power we must dissipate to achieve a certain SNR. With respect to thermal noise power a certain SNR usually translates into a certain sampling capacitance.

If we assume a quantization noise power of  $\overline{V_{LSB}^2(t)} = \frac{V_{LSB}^2/12 = V_{max}^2/(2^{2bits} \times 12)}{V_{thermal}^2(t)}$  and a=1, the equation for the required sampling capacitor is

$$C = \frac{48kT2^{2bits}}{V_{max}^2} \tag{1}$$

If we use 6 bits,  $k=1.38\times 10^{-23}J/K$ , T=353K and  $V_{max}=0.4V$  the required sampling capacitance is 6fF. This, of course, assumes that other concerns like mismatch or unwanted effects from parasitic capacitances does not come in to play.

Parasitics at a node can reach 10fF in current nanoscale technology, thus the parasitics can be larger than required sampling capacitor at the 6-bit level. This is one reason why a Flash ADC looses when it comes to efficiency. A 6-bit Flash

ADC without averaging or interpolation has 64 comparators connected to the input, each of which has possibly 10fF input capacitance. Thus a Flash ADC can have 600fF input

capacitance, which is two orders of magnitude larger than the

required sampling capacitance.

If we look at the figure of merit (FOM) of 6-bit ADCs, and higher resolution ADCs, using the Walden FOM [1] given by

 $FOM = \frac{P_{diss}}{2^{bits} f_s} \tag{2}$  where  $P_{diss}$  is the power dissipation and  $f_s$  is the sampling

frequency. And the Thermal FOM given by

 $FOM = \frac{P_{diss}}{2^{2bits} f} \tag{3}$ 

the Journal of Solid State Circuits in the years 1975-2005. According to the Walden FOM there are 6-bit ADCs that are just as good as the 15-bit ADCs, since they have the same figure of merit. However, the Walden FOM is an empirically deduced FOM, and it has come under some scrutiny in the recent years. A more theoretically correct FOM is the Thermal FOM.<sup>1</sup>

The argument for why the Thermal FOM is more correct is as follows. Assume a thermal noise limited ADC, where the power dissipation is proportional to the mpling capacitance. When the sampling capacitance given by (1), we quadruple the sampling capacitance by increasing the resolution one bit, and through this quadruple the power dissipation. However, the

for each bit of resolution added. This leads to an unfair FOM for high number of bits and a lenient FOM for low number of bits.

Two alternatives to Flash ADCs have received some attention in recent warrs. The first is suggestive emprovimentation.

Walden FOM only allows a doubling of the power dissipation

tention in recent years. The first is successive-approximation (SAR) ADCs and the second is pipelined ADCs. Both have in recent papers achieved good results.

In [2] they presented a 6-bit 600MS/s time interleaved asynchronous successive-approximation ADC, with a Walden FOM of 0.22pJ/step and a Thermal FOM of 5.7fJ/step. In

<sup>1</sup>As far as we know the FOM has not yet been given a name, so the name Thermal FOM is not an official name. It is, however, a descriptive name.




Fig. 1. Walden FOM versus Thermal FOM as a function of bits for ADCs published in the Journal of Solid State Circuits 1975-2005. Thermal FOM in black and Walden FOM in gray.

[3] they presented a 6-bit pipelined ADC with open-loop amplifiers achieving a Thermal FOM of 59fJ/step. Note that the best 6-bit ADC in Figure 1, is [4] with a Thermal FOM of 16.38fJ/step, which three orders of magnitude worse than the best > 14-bit ADCs. And the best 7-bit ADC is a 100kS/s SAR [5] with a Thermal FOM of 1.89fJ/step, which is two orders of magnitude worse than the best > 14 bit ADCs.

Our goal for this design was to maximize the FOM for a low resolution ADC at a resonable speed. We choose a pipelined ADC and placed it at the conservative of 200MHz. Usually low resolution-bit ADCs are used in the GHz range, so we assume that the this pipelined ADC would be used a time interleaved architecture. Knowing that we would be unable to use a 6fF sampling capacitor we opted for 7-bit resolution, since the thermal noise power would anyway be low because of the larger sampling capacitor, and adding one more stage does not increase the power significantly. To keep parasitic capacitances from transistors as low as possible we chose to use a 65nm CMOS technology. The pipelined ADC architecture is explained in the following section with results of simulations presented in Section III.

### II. PIPELINED ARCHITECTURE

The ADC was designed in a 65nm C technology with low threshold voltage, low power transistors. The architecture of the differential pipelined ADC hown in Figure 2. The ADC has five 1.5-bit pipelined stages and a three level flash at the end. Each stage has a three level analog to digital converter (SADC) and a multiplying DAC (MDAC). The MDAC has a gain of two.

One of the alternatives to the traditional operational amplifiers in MDACs is an open-loop amplifier, like a common source amplifier, with a gain of two. This technique has been




Fig. 2. Architecture overview of the 7-bit Pipelined ADC with open-loop amplifiers

used with success in a 12-bit pipelined ADC [6] and 6-bit

pipelined ADC [3]. Our design is based on [3]. The MDAC architecture can be seen in Figure 3. Figure 3 shows stage one and stage two. Stage one is in the amplifying phase, the SADC has made its decision, and the control signals t0, t1 and t2 control transmission gates that connect one of the two sampling capacitors to high reference, common mode or low reference. The control signals t0, t1, t2 and the transmission gates implement the DAC. Stage two is shown in the sampling phase. Here both capacitors are connected to the input through transmission gates controlled by clock ip1. Each stage needs three clock phases, p1, p1a and p2, where p1a is slightly advanced over p1, and is used to sample the input when it is quiet. p1 and p2 are non-overlapping clock phases. Stage two uses ip1, ip1a and ip2, where ip1=p2 and ip2=p1. All in all we need four clock phases for the complete pipelined ADC, p1, p1a, p2 and p2a. The open-loop amplifier is marked




Fig. 3. Stage 1 and stage 2 in the pipelined ADC

A detailed schematic of the open-loop amplifier can be seen in Figure 4. It is a differential common source amplifier with resistive load. The resistors are each  $4k\Omega$ , we assume

that they will be trimmed after production, so the resistor

value is constant over process. In this differential amplifier

it is important that the common mode variation is low. If not,

the common mode voltage will drift as the signal propagates

to the pipelined stages, and may even turn later stages off.

To achieve low common mode variation we use a replica bias

that keeps the total current,  $I_{tot} = I_{R1} + I_{R2}$ , equal to two

times  $I_{bias}$  over process, voltage and temperature variations.

Through this the common mode voltage is determined by

 $V_{cm} = V_{dd} - I_{tot}/2 \times (R1 + R2)/2$  which keeps it constant

A. Open-Loop Amplifier

transconductance varie er process due to changes in the threshold voltage,  $V_{th}$ . The variation in  $V_{th}$  will change the gain of the amplifier. We compensate for some of this change

The transistors M5/M6/M1/M2 are twice the size of M7/M8/M11/M12, as a consequence  $I_{tot} = 2I_{bias}$ . We choose the common mode to be 0.6V, to get larger overdrive on the input transistors, and the swing to be  $\pm 0.2V$ .

over process and temperature variation.

The gain of the common source amplifier, if we disregard the source degeneration, is given by  $A_o = g_{m1}R_1$  where  $g_{m1}$ is given by  $g_{m1} = 2I_d/(V_{gs} - V_{th})$ . With  $I_{tot}$  constant the

by varying the vctrl voltage of the source degeneration transis-

tor, which in effect changes the effective source degeneration

resistor and in turn changes the gain of the amplifier. If we

include the source degeneration the gain expression becomes

 $A_o = \frac{g_{m1}R_1}{1 + \frac{g_{m1}}{g_{ds13}}}$ Gain control Replica bias Turn off amplifier

Open-Loop Amplifier

In [3] they used a replica MDAC stage configured in a feedback loop to control the vctrl voltage such that the MDAC stage has a gain of two. Since we only do simulation we have

during sampling

clock phases. Most switched capacitor circuits use two nonoverlapping clocks to control the charge transfer, but since we use bottom plate sampling there is an advanced phase 1

To keep the power down we wanted to keep the number of clock phases as low as possible, which in our case means four

the input switches.

that transitions just before phase 1. The advanced clock phase reduce the problem of input dependent charge injection from

We use NMOS inputs in the comparators due to the high common mode voltage, thus the comparators use a clock that samples on the rising edge. To avoid distributing inverted clock phases we invert the clocks of the transmission gates, which means that the transmission gates are on when the clock signal is low, and off when the clock signal is high. The clock buffers

were scaled to drive 6 SADCs, transmission gates, amplifier

turn-off control signal and a 100fF capacitance was added

at the output of each clock buffer to model the the parasitic

## III. RESULTS OF SIMULATION

capacitance added by metal routing.

The ADC was simulated at transistor level using Eldo from Mentor Graphics. A common mode of 0.6V, and a swing of

the SADCs and the clock generator/buffers. The size of the clock buffers are mainly determined by the load of the SADCs and routing capacitance. The power dissipation in the SADCs are determined by matching concerns of the comparators. The comparators used are the so called Lewis-Gray dynamic

during sampling. With this low current in the amplifiers, the input capacitance of the next stage must be low. The sampling capacitors (C1, C2) are chosen at 50fF. The reason for choosing it so "large" compared to the required, is not capacitor matching concerns,

which do not come in to play at 7-bit, but rather the parasitic

capacitance from the amplifier input, which reduces the gain

Two other circuits dissipate power in the pipelined ADC,

of the MDAC.

comparators introduced in [7].

B. Clock Generation

makes the total current consumption of a MDAC stage  $300\mu A$ , ergo the power dissipation of five MDAC stages should be 1.5mW, assuming we use a 1V supply. This is if we leave the

amplifiers on all the time. By turning off the amplifiers during

sampling the power dissipation is reduced to  $P_{mdacs} = 5 \times$ 

 $100\mu A \times 1V + \frac{1}{2}5 \times 200\mu A \times 1V = 1mW$ , so we would expect

an improvment of 0.5mW when the amplifiers are turned off

drain and source nodes of M3/M4 are low impedance, and the bias voltage, vb, stays constant, the amplifier turns on quickly. In our design the bias current is  $I_{bias} = 100 \mu A$ , which

not included the replica stage, so the vctrl voltage is changed

The gain of the MDAC is also affected by the input

Our main contribution to reduce the power of the pipelined

ADC is the transistors M3/M4, these turn off the the amplifier

during sampling phase when it is not needed. Because the

manually for each corner simulation.

capacitance of the amplifier as described in [3].

used to estimate the SNDR and 101 simulations were run to get an estimate of the standard deviation of the SDNR due to mismatch. The mean SNDR was 40dB and the standard deviation was 1.2dB. Four process corners (fast, slow, fast-slow, slow-fast) and three temperature corners  $(0^o, 27^o, 80^o)$  were simulated. When we vary vctrl to compensate for the threshold voltage changes, the standard deviation in SDNR over process corners and

temperature corners is 2.5dB, with the worst corner being slow

process and low temperature. With constant vetrl the standard

Figure 5 shows an  $2^{10}$  point FFT of the output from a

ENOB=6.3978 SNDR=40.275 f0=87.3047MHz

transient simulation with noise in the typical corner.

0.2V, as previously mentioned, resulted in a differential peak

to peak of 0.8V with a 1V supply. Both the references and

inputs are assumed to be buffered off-chip, the buffers are

not included in the simulation. Results of Eldo simulations

were post-processed in MATLAB, were an FFT was performed

and signal-to-noise-and-distortion (SNDR) was extracted. In

all simulations an input signal frequency close to the Nyquist

frequency was used, and an input signal amplitude of 0.8 times

Mismatch simulations were performed in the typical corner

at a temperature of 27 degrees Celcius. A 2<sup>7</sup> point FFT was

full scale range.

deviation increases to 3.4dB.

Output

A 1024 point FFT of the ADC output from a transient noise simulation. The harmonics of the fundamental are marked with diamonds. The total power dissipation for the simulated ADC in typical

2.6mW, with the increase being close to the expected 0.5mW. Table I summarizes the achieved performance in the typical corner.

The Walden FOM of the ADC is 0.13pJ/step and the Thermal FOM of 1.6fJ/step. The improvement is almost a factor four compared to the Thermal FOM of 5.7fJ/step from

[2], bearing in mind that they have proven silicon, and that the difference might be eaten up by layout parasitics. In addition,

Magnitude [dB]

corner (typical process, 27° and 1V supply) is 2mW. If we leave the amplifiers turned on during sampling it dissipates

Input Voltage Peak-to-Peak 0.8VSupply Voltage 1V Sampling Frequency 200MHz

Technology

SNDR

**ENOB** 

Power Dissipation

Walden FOM

Thermal FOM

making the point the two architectures can compete on equal

grounds with respect to figure of merit at reasonable speeds.

TABLE I

PREFORMANCE SUMMARY OF THE 7-BIT PIPELINED ADC

65nm LP CMOS

40dB

6.3dB

2mW

0.13pJ/step

1.6fJ/step

efficient, straightforward way to implement high speed low

### make for an interesting architecture, it may well be the most

IV. FUTURE WORK

Low resolution pipelined ADCs with open-loop amplifiers

resolution ADCs at the present time. More work is needed to try to reduce the sampling capacitance, and we believe that cutting the parasitic capacitances down, through architecture

effectiveness of high speed low resolution ADCs.

### V. Conclusion We presented the design of a 7-bit 200MS/s pipelined ADC with switched open-loop amplifiers in a 65nm CMOS

or technology changes, is the most effective way to increase

technology. As a result of turning off the open-loop amplifiers during sampling the power dissipation was reduced by 30%.

### frequency, with a power dissipation of 2mW, which results in a Waldon FOM of 0.13pJ/step and a Thermal FOM of 1.6fJ/step. ACKNOWLEDGMENTS

Financial support from the Norwegian Research Council through

The ADC achieves a SNDR of 40dB close to the Nyquist

the project Smart Microsystems for Diagnostic Imaging in Medicine (project number 159559/130) and the project ASICs for Microsystems (project number 133952/420) is gratefully acknowledged.

# REFERENCES

- [1] R. H. Walden, "Analog to digital converter survey and analysis," IEEE Journal on Selected Areas in Communications, vol. 17, no. 4, pp. 539-
- [2] S.-W. M. Chen and R. W. Brodersen, "A 6-bit 600ms/s 5.3mw asyn-
- chronous adc in 0.13-\mu cmos," IEEE J. Solid-State Circuits, vol. 41,
- no. 12, pp. 2669-2679, 2006.

- [3] D.-L. Shen and T.-C. Lee, "A 6-bit 800ms/s pipelined a/d converter with open-loop amplifiers," IEEE J. Solid-State Circuits, vol. 42, no. 2, pp.
- 258-268, 2007.
- [4] J. H.-C. Lin and B. Haroun, "An embedded 0.8 v/480 uw 6b/22 mhz

- flash adc in 0.13-um digital cmos process using a nonlinear double

- interpolation technique," IEEE J. Solid-State Circuits, vol. 37, no. 12,

- 2002. [5] M. D. Scott, B. E. Boser, and K. S. J. Pister, "An ultralow-energy add for smart dust," IEEE J. Solid-State Circuits, vol. 38, no. 7, 2003.
- [6] B. Murmann and B. E. Boser, "A 12-bit 75-ms/s pipelined adc using open-loop residue amplification," *IEEE J. Solid-State Circuits*, vol. 38,
- no. 12, 2003. [7] T. B. Cho and P. R. Gray, "A 10 b, 20 msample/s, 35 mw pipeline a/d converter," IEEE J. Solid-State Circuits, vol. 30, no. 3, 1995.
- we operate at a lower speed and a higher SNDR, which makes it more straightforward to achieve a good figure of merit. However, [2] was a SAR while our ADC is a pipelined ADC,