8-bit SAR ADC on Tiny Tapeout

tt06-sar

Goal

Walk you through tt06-sar, and the steps necessary to tapeout on TinyTapeout

Idea

Trigger (2009)



Analog Circuit Design in Nanoscale CMOS Technologies

Classic analog designs are being replaced by digital methods, using nanoscale digital devices, for calibrating circuits, overcoming device mismatches, and reducing bias and temperature dependence.

By Lanny L. Lewyn, Life Senior Member IEEE, Trond Ytterdal, Senior Member IEEE, Carsten Wulff, Member IEEE, and Kenneth Martin, Fellow IEEE





Fig. 6. A portion of an amplifier cell with regular device pitch in both X and Y directions (upper metal layers removed for clarity). For best HF performance, all devices' substrate ties are placed on either side of two-finger gate patterns. Grounded stripes of poly are interposed between device active area and all substrate ties to minimize the need for reticle compensation (OPC) and also reduce poly etch loading to achieve good CD accuracy.


Carsten Wulff 2024 4

Problem (2014)




Carsten Wulff 2024 5


Circuit





(a) Clock generation separate from CDAC



(b) Clock generation including CDAC








	Weaver [5]	Harpe [9]	Patil [10]	Liu [11]	This work	
Technology (nm)	90	90	28 FDSOI	28	28 FDSOI	
Fsample (MS/s)	21	2	No sampling	100	2	20
Core area (mm ²)	0.18	0.047	0.0032	0.0047	0.00312	
SNDR (dB)	34.61	57.79	40	64.43	46.43	48.84
SFDR (dBc)	40.81	72.33	30	75.42	61.72	63.11
ENOB (bits)	5.45	6.7 - 9.4	6.35	10.41	7.42	7.82
Supply (V)	0.7	0.7	0.65	0.9	0.47	0.69
Pwr (μW)	1110	1.64 -3.56	24	350	0.94	15.87
Compiled	Yes	No	No	No	Yes	
FoM (fJ/c.step)	838	2.8 - 6.6	3.7	2.6	2.7	3.5


Compilation




16 k Perl lines. Ported to C++ for speed ⇒ ciccreator


```
{ "name" : "DMOS" ,
 "class" : "Gds::GdsPatternTransistor",
 "yoffset": -0.5,
 "widthoffset" : -1,
 "fillCoordinatesFromStrings" : [
            "OD",
            "----XXXX",
            "----xCxC-----xCxC",
            "----xxxx-----xxxx",
            "----xCxC-----xCxC",
            "----xxxx"
         ],
            "PO",
            "-mmmmmmmmmm----",
            "----"
            "-mmmmmmmmcxc----"
            "_____"
            "-mmmmmmmmmm----"
         ],
            "M1",
            "----xxxx"
            "---wDww-----xxxx"
            "----xBxx"
            "---wsww-----xxxx"
            "----xxxx"
```

- Structure and any other property is described in JSON (JavaScript Object Notation)
- "name" is the name of the cell
- "class" defines which object to use
- All other classes in the JSON object refer to object methods (there are some special functions, but more on that later)
- Convert a text string into a layout drawing
 - c = contact
 - C = center contact on rectangle left edge
 - x = fill rectangle
 - m = use minimum length poly
 - w = use "width" from techfile
 - DGSB = add ports





```
"name": "IVX1 CV",
                                               What symbol to use, defaults to templates/skill/<name>.il
"symbol" : "inv", <
                                                      LayoutDigitalCell has extra functions for digital cells, and will add
"class": "Layout::LayoutDigitalCell"
                                                      power rails.
"spice" : [
    ".subckt IVX1_CV A Y AVDD AVSS" ,
                                                        Connectivity defined by SPICE. SPICE subcircuit can be read from a
                                                        separate file
    "MNO Y A AVSS AVSS NCHDL",
    "MPO Y A AVDD AVSS PCHDL",
                                                      Help the schematic generator to place transistors so it's easier to
    ".ends IVX1 CV"],
                                                      read schematics
"addSchematicCoordinates" : {
    "MNO" : [ 0.25, 0, "RO"],
    "MP0" : [0.25, 0.5, "R0"]
                                                      Find rectangle on device MN:D, and route in M1 to rectangle MP:D
                                                      using a left, up or down, left pattern.
"beforeRoute" : {
    "addDirectedRoutes" : [ ["M1", "Y", "MN:D-|--MP:D"], ["PO", "A", "MN:G-MP:G"] ]
                                                        Add port for A on the gate of MNO
"afterRoute" : {
    "addPortOnRects": [ ["A", "M1", "MN0:G"] , ["Y", "M1", "MN0:D"]]
```



Since then


Measured: 28 nm FDSOI, 55 nm

Ported: 22 nm FDSOI, 22 nm, 28 nm, 65

nm, 130 nm

2022: There is an open source port to skywater 130nm!

wulffern/sun_sar9b_sky130nm



Super simple transistor was a good choice for portability

```
//sky130
{ "name" : "DMOS BULKN" ,
 "class" : "Gds::GdsPatternTransistor",
 "abstract" : 1,
 "yoffset": -0.5,
 "widthoffset" : -0.5,
  "fillCoordinatesFromStrings" : [
        "OD",
       0____0
       "----xxx-----"
       "----xxx-----"
       "----xxx-----"
       0.____0
    . . .
       "M1",
       "-----xxx"
       "----wDw------xxx".
       "-----wGw---xBx".
       "----wSw------xxx"
       "-----xxx"
       "NDIFFC",
       0____0
       "----I.TR-----"
       W_____W
       "----I.TR-----"
       0____0
```

```
//28nm FDSOI
{ "name" : "DMOS" ,
 "class" : "Gds::GdsPatternTransistor",
 "yoffset": -0.5,
 "type": "pch",
 "widthoffset" : -1,
 "fillCoordinatesFromStrings" : [
  Γ "OD",
    "-----xxxx"
    "----xxK-----xCxC"
    "----xxx------xxxx"
    "----xxK-----xCxC"
    "-----xxxx"
    "PO",
     "-mmmmmmmmm----"
    0 _ _ _ _ 0
    "-mmmmmmmmcxc----"
    0 = 1 = 1 = 1 = 1
    "-mmmmmmmmmm----"
    "M1",
    "----XXXX"
    "----wDww------xxxx"
    "-----WGww---xBxx"
    "----wSww------xxxx"
    "-----xxxx"
 "afterNew" : {
   "copyColumns" :[
    { "count" : 0, "offset" : 4, "length" : 4}
```

2016 (Perl compiler)


```
{ "name": "SARCMPHX1 CV",
  "description" : "Half a strong-arm comparator",
  "class" : "Layout::LayoutDigitalCell",
  "setYoffsetHalf" : "" ,
  "rows" : 7,
  "beforeRoute" : {
    "addDirectedRoutes" : [ ["PO","VMR","MN6:G-MP6:G"],
                            ["M1","VMR","MP4:G||MP6:G"],
                            ["M1","CI","MN1:G||MN5:G"],
                            ["M1","N2","MN1:D,MN3:D,MN5:D-|--MP1:D"],
                            ["M1","N1","MN0:D,MN2:D|-MN4:D"],
                            ["M1","N1","MN0:D-|--MP0:S"],
                            Γ"M1","C0","MP3:D,MP5:D--|-MN6:D"],
                            ["PO","CK","MN0:G-MP0:G"],
                            ["M1","CK","MP0:G,MP1:G-|MP3:G"],
                            ["M4","NC","MP2$:D--|--MP2:G"]
    },
    "afterRoute" : {
    "addPortOnRects" : [ ["AVDD","M4" ],
      ["N1","M1","MN4:D"],
       ["N2","M1","MN5:D"]
}
```

2022 (C++ compiler)


```
{ "name": "SARCMPHX1 CV",
 "description" : "Half a strong-arm comparator",
 "class" : "Layout::LayoutDigitalCell",
 "setYoffsetHalf" : 1 ,
 "rows" : 7,
 "meta" : {
      "noSchematic" : true
 "decorator" : [
    {"ConnectSourceDrain" : ["M1","||",""]}
 "beforeRoute" : {
   "addDirectedRoutes" : [ ["PO","VMR","MN6:G-MP6:G"],
                            ["M1","VMR","MP4:G||MP6:G"],
                            ["M1","CI","MN1:G||MN5:G"],
                            ["M1", "N2", "MN1:D, MN3:D, MN5:D-|--MP1:D"],
                            ["M1","N1","MN0:D,MN2:D|-MN4:D"],
                            ["M1","N1","MN0:D-|--MP0:S"],
                            ["M1", "CO", "MP3:D, MP5:D--|-MN6:D"],
                            ["PO","CK","MN0:G-MP0:G"],
                            ["M1", "CK", "MP0:G, MP1:G-|MP3:G"],
                            ["M4","NC","MP2$:D-|--MP2:G"]
   "afterRoute" : {
              "addPortOnRects" : [["BULKP","M1"],
                 Γ"BULKN", "M1"],
                 ["AVDD","M4" ],
                 ["N1","M1","MN4:D"],
                 ["N2","M1","MN5:D"]
```

Carsten Wulff 2024 21

Usage is hard, requires a new type of analog designer/programmer




ciccreator ciccreator docs cicpy



[1] A Compiled 9-bit 20-MS/s 3.5-fJ/conv.step SAR ADC in 28-nm FDSOI for Bluetooth Low Energy Receivers

[2] A 68 dB SNDR Compiled Noise-Shaping SAR ADC With On-Chip CDAC Calibration



Things I want to show

- Tiny Tapeout Process
- Schematics
- Layout
- DRC/LVS

- Parasitic extraction
- Verification plan and simulations
- Delivery
- Iteration

Thanks!