Compiling analog-to-digital converters in multiple nanoscale technologies


Carsten Wulff (NTNU, Nordic Semiconductor) carsten.wulff@ntnu.no

Trond Ytterdal (NTNU)

Highlights


- The day of a analog circuit designer
- Choice of specifications
- Generating physical layout
- Information needed to describe an ADC
- Compiler

Schematic






Layout







Simulation



Simulation






B. Murmann, "ADC Performance Survey 1997-2014," [Online]. Available: http://web.stanford.edu/~murmann/adcsurvey.html.

Idea: Generate schematics and layout with a script

- cnanokit: Tool developed at Nordic to generate simple transistors, current mirrors and OTA
- cnano: Develop extension that allows generation of schematics and layout of complete ADCs
- Goal: From schematics to extracted layout in a day for a complete ADC



Netlist [SPICE]

- Connectivity described by standard netlist.
- Can be generated from any schematic tool


```
.subckt IVX1_CV A Y AVDD AVSS
MN0 Y A AVSS AVSS NCHDL
MP0 Y A AVDD AVSS PCHDL
.ends IVX1_CV
```

Object definition file [JSON]

- Definition of unit cells (transistors, capacitors, resistors)
- Inheritance
- Rules to route the cells
- Sequence of events (beforePlace, afterPlace, beforeRoute, afterRoute)
- Data for instructions in the compliler (addDirectedRoute, addConnectivityRoute, addPort, addVia)


Unit cells: The transistor


```
{ "name" : "DMOS" ,
 "fillCoordinatesFromStrings" : [
       "OD",
       "-----xxxx",
       "----xxK------xCxC",
       "----xxx------xxxx",
       "----xxK------xCxC",
       "-----xxxx"
       "PO",
       "-mmmmmmmmmm----"
       . 0 _ _ _ _ _ 0
       "-mmmmmmmmcxc----"
       0 = 1 = 1 = 1 = 1
       "-mmmmmmmmm----"
       "M1",
       "----xxxx",
       "----wDww------xxxx".
       "-----wGww---xBxx".
       "----wSww------xxxx".
       "----xxxx"
```




Inheritance: PMOS and NMOS

```
{ "name" : "PCHDL",
  "inherit" : "DMOS",
  "type" : "pch_lvt",
  "beforePlace" :{
    "addEnclosures" : [
       ["OD",0,["PP","NOSOI"]]
     "addEnclosuresByRectangle" : [
       ["OD",[4,0,5,5],["PP","LVT","HSSOI"]]
{ "name" : "NCHDL",
  "inherit" : "DMOS",
 "xoffset" : -2,
  "type" : "nch_lvt",
  "afterNew" : {
     "mirrorPatternString" : 1
  "beforePlace" :{
     "addEnclosures" : [
       ["OD",1,["LVT"]]
     "addEnclosuresByRectangle" : [
      ["OD",[0,0,20,5],["NW","HSSOI"]],
       ["OD",[0,0,4,5],["NOSOIN"]]
```






Rules to route cells



First tapeout (Jan 2015)¹




¹ To read more on the two 9-bit ADCs, see proceedings from ESSCIRC 2016

Carsten Wulff 2016

12

Comparison to state-of-the art



Game menu

Back to Came

fichievements

Statistics

Options...

Open to LAN

Disconnect

Want to help me make better EDA tools?

And have fun at the same time.

http://www.github.com/wulffern/ciccreator

carsten.wulff@ntnu.no