VHDL 代码 shiyan222（已删除乱码注释）

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
-----------------------------------------------------------------------
entity shiyan222 is
  port( clk,ret,en    :  in   std_logic;
        cq            :  out  std_logic_vector(10 downto 0);
        cout          :  out  std_logic
       );
end shiyan222;
-----------------------------------------------------------------------
architecture behave of shiyan222 is
  begin
    process(clk,ret,en)
      variable  cqi :  std_logic_vector(10 downto 0);
      begin
        if  ret='0' then  cqi:=(others =>'0');
          elsif  clk'event  and  clk='1' then
            if  en='1' then
              if  cqi<15  then cqi:=cqi+1;
              else  cqi:=(others =>'0');
              end if;
            end  if;
        end if;
        if  cqi>9  then  cout<='1';
           else    cout<='0';
        end if;
       cq<=cqi;
     end  process;
  end  behave;
```