

YUNCORE	SHENZHEN YUNLINK TECHNOLOGY CO.,LTD		
Project Name: SP-0402GFB		Designer: LZF	
Page Name: P5_SK49145B		Size: Custom	Rev: V1.0
Date: Wednesday, January 21, 2026		Sheet 1 of 9	



Power LED

Port 1

Port 2

Port 3

Port 4

Port 5

Layout

GPIO2 -> Port4, PD, LED High Active
GPIO3 -> Port3, PD, LED High Active
GPIO4 -> Port2, PU, LED Low Active
GPIO5 -> Port1, PD, LED High Active
GPIO7 -> Port0, PD, LED High Active
GPIO6 -> Port6, PU, SFP LED Low Active

YUNCORE 云联友科	SHENZHEN YUNLINK TECHNOLOGY CO.,LTD
Project Name: SP-0402GFB	Designer: LZF
Page Name: P3_LED	Size: Custom Rev: V1.0
Date: Friday, January 23, 2026	Sheet 1 of 9





HW Trap	AN8855M	Default	Setting
GPIO_2	Must floating/Pull down	1'b0	1'b0
GPIO_3	spi_adr_mode 1'bo:3-byte (default) 1'b1:4-byte	1'b0	1'b0
GPIO_4 GPIO_5	boot_mode[1:0]{GPIO5, GPIO4} 2'b0X: boot up from SPI FLASH.	2'b00	2'b01
GPIO_6	Must floating/Pull up	1'b1	1'b1



YUNCORE 云联友科	SHENZHEN YUNLINK TECHNOLOGY CO.,LTD		
Project Name: SP-0402GFB		Designer: LZF	
Page Name: P2 RTL8367S		Size: Custom	Rev: V1.0
Date: Friday, January 23, 2026		Sheet 1 of 9	



YUNCORE 云联友科	SHENZHEN YUNLINK TECHNOLOGY CO.,LTD		
Project Name: SP-0402GFB		Designer: LZF	
Page Name: P1_PWR_IN		Size: B	Rev: V1.0
Date: Wednesday, January 21, 2026		Sheet 1	of 9



Title	<Title>		
Size A	Document Number <Doc>		Rev <RevCode>
Date:	Tuesday, January 20, 2026	Sheet 1 of 6	



Single PHY Hardware Trap

Pin Name	Description	Default	Setting
GPIO0	GPIO[1:0] 01 = Single PHY with Co-CLK 25MHz, GPIO6,7 is MDIO slave 10 = Single PHY with XTAL 25MHz, GPIO6,7 is MDIO slave	1'b1	1'b0
GPIO1		1'b1	1'b1
GPIO2	SerDes Type 1'b0: 100BASE-FX 1'b1: 1000BASE-X / SGMII PHY ADDR1 (must pull high)	1'b1	1'b1
GPIO4	Flash or ROM: 1'b0: boots up with internal ROM, for PHY transceiver application 1'b1: boots up with external Flash, GPIO 2,3,4 is SPI master pins, for media converter application	1'b1	1'b0
GPIO5	PHY ADDR0	1'b1	1'b0
GPIO8	1b1: Normal mode (must be floating ot pull high)	1'b1	1'b1
GPIO9	PHY ADDR2 (must pull high or low, cannot be floating)	NA	1'b1

PHY Addr Setting= PHY ADDR[2:0]
PHY Addr: 2b'11 + PHY Addr Setting
Single PHY ADDR[2:0] setting = 110

Media Converter Hardware Trap

Pin Name	Description	Default	Setting
GPIO0	GPIO[1:0] 11 = Media Converter with XTAL 25MHz, GPIO6,7 is I2C slave	1'b1	1'b1
GPIO1		1'b1	1'b1
GPIO2	SerDes Type 1'b0: 100BASE-FX 1'b1: 1000BASE-X / SGMII PHY ADDR1	1'b1	1'b1
GPIO4	Flash or ROM: 1'b0: boots up with internal ROM, for PHY transceiver application 1'b1: boots up with external Flash, GPIO 2,3,4 is SPI master pins, for media converter application	1'b1	1'b1
GPIO5	PHY ADDR0	1'b1	1'b1
GPIO8	1b1: Normal mode (must be floating ot pull high)	1'b1	1'b1
GPIO9	PHY ADDR2 (must pull high or low, cannot be floating)	NA	1'b1

Reference board use Media Converter default setting





YUNCORE 云联友科	SHENZHEN YUNLINK TECHNOLOGY CO.,LTD		
Project Name: SP-0402GFB		Designer: LZF	
Page Name: P2_RTL8367S		Size: Custom	Rev: V1.0
Date: Friday, January 23, 2026		Sheet 1 of 9	