





GPIO19_PSE_IIC_CLK << GPIO19_PSE_IIC_CLK
GPIO20_PSE_IIC_SDA << GPIO20_PSE_IIC_SDA

GPIO4_RESET_PSE >>> GPIO4_RESET_PSE
GPIO13_PSE_INTB >>> GPIO13_PSE_INTB












Layout

GPIO2 -> Port4, PD, LED High Active
 GPIO3 -> Port3, PD, LED High Active
 GPIO4 -> Port2, PU, LED Low Active
 GPIO5 -> Port1, PD, LED High Active
 GPIO7 -> Port0, PD, LED High Active
 GPIO6 -> Port6, PU, SFP LED Low Active



HW Trap	AN855M	Default	Setting
GPIO_2	Must floating/pull down	1'b0	1'b0
GPIO_3	spi_wdr_mode 1'b0:1-byte (default) 1'b1:4-byte	1'b0	1'b0
GPIO_4	boot_mode[1:0](GPIO0, GPIO4) 2'b00: boot up from SPI FLASH	2'b00	2'b01
GPIO_5			
GPIO_6	Must floating/pull up	1'b1	1'b1



5

4

3

2

1


5

4

3

2

1



PSE_VCC

DC12-54V

DC_IN

D3

TSS210A

DO-214AC

D2

TSS210A

DO-214AC

J1
DCJACK_2P_3.96mm
dip2-3_96mm

GND

GND

GND

GND











GND

GND



P3V3

GND

GND



Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, January 20, 2026	Sheet	1 of 6



Single PHY Hardware Trap				Media Converter Hardware Trap			
Pin Name	Description	Default	Setting	Pin Name	Description	Default	Setting
GPIO0	GPIO[1:0] 01 = Single PHY with Co-CLK 25MHz, GPIO6,7 is MDIO slave	1'b1	1'b0	GPIO0	GPIO[1:0] 11 = Media Converter with XTAL 25MHz, GPIO6,7 is I2C slave	1'b1	1'b1
GPIO1		1'b1	1'b1	GPIO1		1'b1	1'b1
GPIO2	SerDes Type 1'b0: 100BASE-FX 1'b1: 1000BASE-X / SGMII PHY ADDR1 (must pull high)	1'b1	1'b1	GPIO2	SerDes Type 1'b0: 100BASE-FX 1'b1: 1000BASE-X / SGMII PHY ADDR1	1'b1	1'b1
GPIO4	Flash or ROM: 1'b0: boots up with internal ROM, for PHY transceiver application 1'b1: boots up with external Flash, GPIO 3,4 is SPI master pins, for media converter application	1'b1	1'b0	GPIO4	Flash or ROM: 1'b0: boots up with internal ROM, for PHY transceiver application 1'b1: boots up with external Flash, GPIO 3,4 is SPI master pins, for media converter application	1'b1	1'b1
GPIO5	PHY ADDR0	1'b1	1'b0	GPIO5	PHY ADDR0	1'b1	1'b1
GPIO8	1'b1: Normal mode (must be floating or pull high)	1'b1	1'b1	GPIO8	1'b1: Normal mode (must be floating or pull high)	1'b1	1'b1
GPIO9	PHY ADDR2 (must pull high or low, cannot be floating)	NA	1'b1	GPIO9	PHY ADDR2 (must pull high or low, cannot be floating)	NA	1'b1

PHY Addr Setting= PHY ADDR[2:0]
PHY Addr: 2b'11 + PHY Addr Setting
Single PHY ADDR[2:0] setting = 110

Reference board use Media Converter default setting

