

根據下圖與助教的 pattern 寫 without clock gating Verilog code.

IFM

Give in cycle 1

I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇
I ₈	I ₉	I ₁₀	I ₁₁	I ₁₂	I ₁₃	I ₁₄
I ₁₅	I ₁₆	I ₁₇	I ₁₈	I ₁₉	I ₂₀	I ₂₁
I ₂₂	I ₂₃	I ₂₄	I ₂₅	I ₂₆	I ₂₇	I ₂₈
I ₂₉	I ₃₀	I ₃₁	I ₃₂	I ₃₃	I ₃₄	I ₃₅
I ₃₆	I ₃₇	I ₃₈	I ₃₉	I ₄₀	I ₄₁	I ₄₂
I ₄₃	I ₄₄	I ₄₅	I ₄₆	I ₄₇	I ₄₈	I ₄₉

Give in cycle 25

Weight

W ₁	W ₂	W ₃
W ₄	W ₅	W ₆
W ₇	W ₈	W ₉

Give in cycle 1

OFM

The 1st output

O ₁	O ₂	O ₃	O ₄	O ₅
O ₆	O ₇	O ₈	O ₉	O ₁₀
O ₁₁	O ₁₂	O ₁₃	O ₁₄	O ₁₅
O ₁₆	O ₁₇	O ₁₈	O ₁₉	O ₂₀
O ₂₁	O ₂₂	O ₂₃	O ₂₄	O ₂₅

The 25th output

Equation 1

$$O_1 = I_1 \times W_1 + I_2 \times W_2 + I_3 \times W_3 + I_4 \times W_4 + I_5 \times W_5 + I_6 \times W_6 + I_7 \times W_7 + I_8 \times W_8 + I_9 \times W_9$$

Equation 2

$$O_{25} = I_{33} \times W_1 + I_{34} \times W_2 + I_{35} \times W_3 + I_{40} \times W_4 + I_{41} \times W_5 + I_{42} \times W_6 + I_{47} \times W_7 + I_{48} \times W_8 + I_{49} \times W_9$$

1.RTL Verification

[illegible]

2.Synthesis

Timing:

```

add_0_root_add_0_root_add_184_8/SUM[18] (Convolution_DW01_add_0)
U266/Y (NAND2xp5_ASAP7_75t_R)
Out_0FM_reg[18]/D (ASYNC_DFFHx1_ASAP7_75t_R)
data arrival time
clock clk (rise edge)
clock network delay (ideal)
Out_0FM_reg[18]/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
library setup time
data required time
data required time
data arrival time
slack (MET)

```

```
Number of ports: 830
Number of nets: 4145
Number of cells: 2970
Number of combinational cells: 2784
Number of sequential cells: 171
Number of macros/black boxes: 0
Number of buf/inv: 551
Number of references: 31

Combinational area: 3971.825261
Buf/Inv area: 386.778245
Noncombinational area: 1037.162873
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (No wire load specified)

Total cell area: 5008.988134
Total area: undefined
1
```

[illegible]

Power Group	Internal Power	Switching Power	Leakage Power	Total Power	(%)	Attrs
clock_network	0.0000	0.0000	0.0000	0.0000	(0.00%)	
register	2.206e-04	2.461e-06	4.946e-08	2.231e-04	(81.22%)	i
combinational	2.205e-05	2.931e-05	2.284e-07	5.159e-05	(18.78%)	
sequential	0.0000	0.0000	0.0000	0.0000	(0.00%)	
memory	0.0000	0.0000	0.0000	0.0000	(0.00%)	
io_pad	0.0000	0.0000	0.0000	0.0000	(0.00%)	
black_box	0.0000	0.0000	0.0000	0.0000	(0.00%)	

Net Switching Power	= 3.177e-05	(11.57%)				
Cell Internal Power	= 2.426e-04	(88.33%)				
Cell Leakage Power	= 2.779e-07	(0.10%)				
Intrinsic Leakage	= 2.779e-07					
Gate Leakage	= 0.0000					

Total Power	= 2.747e-04	(100.00%)				

X Transition Power	= 9.712e-07					
Glitching Power	= 7.453e-07					

Peak Power	= 8.693e-04					
Peak Time	= 1168					

Waveform:


3x3 convolution kernel with clock gating:

在 In_IFM_[n], 等於 0 且 in_valid=1 時用 clk_gate_[n] 去控制 Enable_[n]。

同理，用 weight_valid = 1 時控制 clk_gate_Weight。

波形如下圖：


In_IFM_[n]:



weight_valid:



輸入讀到的數字:



[illegible]

Timing:

AREA:

```
Number of ports: 830
Number of nets: 4383
Number of cells: 3208
Number of combinational cells: 3003
Number of sequential cells: 190
Number of macros/black boxes: 0
Number of buf/inv: 597
Number of references: 34

Combinational area: 4259.926064
Buf/Inv area: 419.437445
Noncombinational area: 1138.406391
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (No wire load specified)

Total cell area: 5398.332455
Total area: undefined
1
```

[illegible]

Attributes						

i - Including register clock pin internal power						
u - User defined power group						
Power Group	Internal Power	Switching Power	Leakage Power	Total Power	(%)	Attrs

clock_network	4.265e-06	1.222e-06	4.081e-09	5.490e-06	(4.15%)	i
register	6.001e-05	3.434e-06	5.473e-08	6.350e-05	(47.97%)	
combinational	2.821e-05	3.491e-05	2.690e-07	6.338e-05	(47.88%)	
sequential	0.0000	0.0000	0.0000	0.0000	(0.00%)	
memory	0.0000	0.0000	0.0000	0.0000	(0.00%)	
io_pad	0.0000	0.0000	0.0000	0.0000	(0.00%)	
black_box	0.0000	0.0000	0.0000	0.0000	(0.00%)	
Net Switching Power	= 3.956e-05	(29.89%)				
Cell Internal Power	= 9.249e-05	(69.87%)				
Cell Leakage Power	= 3.278e-07	(0.25%)				
Intrinsic Leakage	= 3.278e-07					
Gate Leakage	= 0.0000					

Total Power	= 1.324e-04	(100.00%)				
X Transition Power	= 9.426e-07					
Glitching Power	= 1.232e-06					
Peak Power	= 8.940e-04					
Peak Time	= 3048					

1. w/o clock gating 電路面積比較下 w clock gating 的面積相比於 w/o clock gating 大 7.78%。
2. 在 1ns 下比較 2 種設計後可知 w/o clock gating 設計的總 power 為 $274 \mu W$ ；w clock gating 設計總 power 為 $132.4 \mu W$ 。由此可得知加入 clock gating 面積雖然會上升，但因為 clk 開關變得較不頻繁，導致總 power 下降。