

# Testbench

(cocotb, Python)

## Test Cases

- DSP Test* #1
- 1.) load Matlab data
- 2.) apply data to DUT
- 3.) analyze
- Register Test* #2
- ...

## tb\_analyzer\_helper

- compare
- generate plots

## fm\_receiver\_model

golden model data

## tb\_data\_handler

data

clock  
generator

AXI-Lite  
Master

AXI Stream  
Master

vhdl  
sampler

# Implementation

(VHDL)

AXI4  
Lite

AXI  
Stream

DUT  
(FM Receiver)

AXI  
Stream

internal signals

- verification input data  
- parameters

output  
data

