# WUXI LI

University of Texas at Austin, Austin, TX 78712 wuxi.li@utexas.edu <a href="http://www.wuxili.net">http://www.wuxili.net</a>

#### RESEARCH INTERESTS

Design automation for VLSI

#### **EDUCATION**

EDUCATION	
University of Texas at Austin, TX, US Ph.D., Department of Electrical and Computer Engineering Dissertation: Placement Algorithms for Large-Scale Heterogeneous FPGAs Advisor: David Z. Pan (GPA 4.0/4.0)	Jan. 2016 – Aug. 2019
University of Texas at Austin, TX, US M.S., Department of Electrical and Computer Engineering (GPA 4.0/4.0)	Aug. 2013 – Dec. 2015
Shanghai Jiao Tong University, Shanghai, China B.S. with Highest Honors, Department of Microelectronics (GPA 90.1/100)	Sep. 2009 – Jul. 2013
XPERIENCE	
Xilinx Inc., San Jose, CA Software Development Intern, Vivado Implementation Team	May 2018 – Aug. 2018
Cadence Design System, Austin, TX Software Development Intern, Clocking Team	May 2016 - Dec. 2016
Apple Inc., Austin, TX Hardware Design Intern, SoC Clocking Team	Jan. 2015 – Dec. 2015
Apple Inc., Cupertino, CA Hardware Design Intern, SoC Methodology Team	Sep. 2014 – Dec. 2014
ARM Inc., Austin, TX	May 2014 - Aug. 2014

# **PUBLICATIONS**

#### Journal Articles

Hardware Design Intern, Memory Team

- [J5] Wuxi Li, David Z. Pan, "A New Paradigm for FPGA Placement without Explicit Packing", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2018.
- [J4] Meng Li, Bei Yu, Yibo Lin, Xiaoqing Xu, **Wuxi Li**, David Z. Pan, "A Practical Split Manufacturing Framework for Trojan Prevention via Simultaneous Wire Lifting and Cell Insertion", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2018.
- [J3] Wuxi Li, Yibo Lin, Meng Li, Shounak Dhar, David Z. Pan, "UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine", ACM Transactions on Design Automation of Electronic Systems (TO-DAES), 2018. (1st-Place Award of ISPD 2017 Contest)
- [J2] Wuxi Li, Shounak Dhar, David Z. Pan, "UTPlaceF: A Routability-Driven FPGA Placer with Physical and Congestion Aware Packing", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2017.
- [J1] Wuxi Li, Hang Yuan, Wei Xu, Kunling Geng, Guoxing Wang, "An Optimization Procedure for Coil Design in a Dual Band Wireless Power and Data Transmission System", ECS Transactions (ECST), 2013.

# Conference Papers

- [C7] Yibo Lin, Shounak Dhar, Wuxi Li, Haoxing Ren, Brucek Khailany, David Z. Pan, "DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement", ACM/IEEE Design Automation Conference (DAC), 2019. (Accepted)
- [C6] Wuxi Li, Stephen Yang, Mehrdad E. Dehkordi, David Z. Pan, "Simultaneous Placement and Clock Tree Construction for Modern FPGAs", ACM International Symposium on Field-Programmable Gate Arrays (FPGA), 2019.
- [C5] Meng Li, Bei Yu, Yibo Lin, Xiaoqing Xu, **Wuxi Li**, David Z. Pan, "A Practical Split Manufacturing Framework for Trojan Prevention via Simultaneous Wire Lifting and Cell Insertion", IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2018.
- [C4] Wuxi Li, Meng Li, Jiajun Wang, David Z. Pan, "UTPlaceF 3.0: A Parallelization Framework for Modern FPGA Global Placement", IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2017. (Invited Paper)
- [C3] Wei Ye, Yibo Lin, Xiaoqing Xu, Wuxi Li, Yiwei Fu, Yongsheng Sun, Canhui Zhan, David Z. Pan, "Placement Mitigation Techniques for Power Grid Electromigration", IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2017.
- [C2] Wuxi Li, Shounak Dhar, David Z. Pan, "UTPlaceF: A Routability-Driven FPGA Placer with Physical and Congestion Aware Packing", IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2016. (Invited Paper, 1st-Place Award of ISPD 2016 Contest)
- [C1] Wei Xu, Xiyan Li, Wuxi Li, Hang Yuan, Guoxing Wang, "Live demonstration: An Optimization Software and a Design Case of a Novel Dual Band Wireless Power and Data Transmission System", IEEE International Symposium on Circuits and Systems (ISCAS), 2014.

#### RELATED COURSES

Prof. Michael Orshansky
Prof. Aater Suleman
Prof. David Pan
Prof. Jacob Abraham
Prof. Craig Chase
Prof. David Pan
Prof. Earl Swartzlander
Dr. Jayanta Bhadra
Dr. Stan Gunn
Prof. Unmil Karadkar
Prof. Ross Baldick
Prof. George Biros

## **SKILLS**

## **Programming Languages**

C/C++, Perl, Python, Verilog

## **EDA Tools**

Cadence Virtuoso, Synopsys Design Compiler, Synopsys IC Compiler, Synopsys PrimeTime

## AWARDS AND HONORS

Silver Medal at ACM/SIGDA Student Research Competition	ACM/SIGDA	2018
George J. Heuer, Jr. Ph.D. Endowed Graduate Fellowship Fund	UT-Austin	2018
3rd-Place Winner of Intern Showcase Presentation	Xilinx	2018
1st-Place Winner of Clock-Aware FPGA Placement Contest	ISPD	2017
1st-Place Winner of Routability-Driven FPGA Placement Contest	ISPD	2016

Graduation with Honor, College Graduate Excellence Award of Shanghai	SJTU	2013
Excellent Bachelor Dissertation Award (Top 39/3900+)	SJTU	2013
Toshiba Electronics Scholarship	SJTU	2012