
CH346 Board v1.0

POWER



UART0

WR/CTS0	U0_CTS
D1/TXD0	U0_TXD
D0/RXD0	U0_RXD
RD/RTS0	U0_RTS
A0/DSR0	U0_DSR
CS/DCD0	U0_DCD
RDNE/RI0	U0_RI
WRNF/DTR0	U0_DTR

UART1


D5/SCK/CTS1	U1_CTS
D3/SPI_WRNF/TXD1	U1_TXD
D2/SPI_RDNE/RXD1	U1_RXD
D7/MISO/RTS1	U1_RTS
D4/SCS/DSR1	U1_DSR
TXD0/DCD1	U1_DCD
RXD0/RI1	U1_RI
D6/MOSI/DTR1	U1_DTR

Slave SPI


D4/SCS/DSR1	SPI_CS
D5/SCK/CTS1	SPI_CLK
D7/MISO/RTS1	SPI_MISO
D6/MOSI/DTR1	SPI_MOSI
D2/SPI_RDNE/RXD1	SPI_RDNE
D3/SPI_WRNF/TXD1	SPI_WRNF


Parallel FIFO

CS/DCD0	FIFO_CS
RD/RTS0	FIFO_RD
WR/CTS0	FIFO_WR
A0/DSR0	FIFO_A0
D0/RXD0	FIFO_D0
D1/TXD0	FIFO_D1
D2/SPI_RDNE/RXD1	FIFO_D2
D3/SPI_WRNF/TXD1	FIFO_D3
D4/SCS/DSR1	FIFO_D4
D5/SCK/CTS1	FIFO_D5
D6/MOSI/DTR1	FIFO_D6
D7/MISO/RTS1	FIFO_D7
RDNE/RI0	FIFO_RDNE
WRNF/DTR0	FIFO_WRNF









Title		
Size: A2	Number	Revision
Date: 8/13/2025		Sheet of
File: F:\private\...\ch346.SchDoc		Drawn By: