

Simple **ModelSim Starter Guide**


MIAT-C3X FPGA Development Board

浯陽科技有限公司




CSIE MIAT Lab.
National Central University


Main Windows



New Project




New Project




Can named yourself

Don't change it


New Project, Cont. 1




New Project, Cont. 2



New Project, Cont. 2



Simulation



Simulate

Select Top Module

Time Line Resolution

Start Simulation

Name	Type	Path
work	Library	work
tx_buadrate	Entity	/udata/miathome/kyao/workspace/dahaw_20100719fpga
220model	Library	\$MODEL_TECH/./altera/vhdl/220
220model_ver	Library	\$MODEL_TECH/./altera/verilog/220
altera	Library	\$MODEL_TECH/./altera/vhdl/altera
altera_mf	Library	\$MODEL_TECH/./altera/vhdl/altera
altera_mf_ver	Library	\$MODEL_TECH/./altera/verilog/altera
altera_ver	Library	\$MODEL_TECH/./altera/verilog/altera
alttrhx	Library	\$MODEL_TECH/./altera/vhdl/altera

Design Unit(s): work.tx_buadrate

Resolution: ns


Optimization: ☐ Enable optimization

Optimization Options...

OK Cancel

Project : uart_divider <No Design Loaded>

Simulation, Cont. 1




The screenshot shows the ModelSim ALTERA 6.5e interface. The **Objects** window is open, displaying a table of simulation objects. A mouse cursor is hovering over the **r_cnt** object, which has triggered a context menu. The menu includes options like **View Declaration**, **View Memory Contents**, **Goto Driver**, **Add**, **Copy**, **Find...**, **Insert Breakpoint**, **Toggle Coverage**, **Force...**, **NoForce**, **Clock...**, and **Change...**. The **Add** option is selected, which has opened a sub-menu with **To Wave**, **To List**, **To Log**, and **To Dataflow**. The **To Wave** option is further expanded, showing **Selected Signals**, **Signals in Region**, and **Signals in Design**. A red circle with the text "Want to analysis signals" points to the **Add** option in the context menu.

Name	Value	Kind	Mode
buadrate_width	32	Generic	In
tbr_i_clock	U	Signal	In
tbr_i_reset_n	U	Signal	In
tbr_i_enable	U	Signal	In
tbr_i_buadrate_width	UUUUUUUUUUUUUUUU...	Signal	In
tbr_o_buadrate_tx	U	Signal	Out
r_cnt	UUUUUUUUUUUUUUUU...	Signal	Internal
r_btx	U	Signal	Internal

Name	Value	Kind	Mode
line__51			
line__30			

Simulation, Cont. 2



Note
