

16-bit Proprietary Microcontroller

CMOS

F²MC-16FX MB96670 Series

MB96F673/F675*

■ DESCRIPTION

MB96670 series is based on Fujitsu's advanced 16FX architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established 16LX series - thus allowing for easy migration of 16LX Software to the new 16FX products.

16FX improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 32MHz operation frequency from an external 4MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

*: These devices are under development and specification is preliminary.

These products under development may change its specification without notice.

Note: F²MC is the abbreviation of Fujitsu Flexible Microcontroller.

For the information for microcontroller supports, see the following website.

<http://edevic.fujitsu.com/micom/en-support/>

■ FEATURES

● Technology

- 0.18 μ m CMOS

● CPU

- F²MC-16FX CPU
- Optimized instruction set for controller applications (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers)
- 8-byte instruction execution queue
- Signed multiply (16-bit \times 16-bit) and divide (32-bit/16-bit) instructions available

● System clock

- On-chip PLL clock multiplier ($\times 1$ to $\times 8$, $\times 1$ when PLL stop)
- 4 MHz to 8 MHz external crystal oscillator clock (maximum frequency when using ceramic resonator depends on Q-factor)
- Up to 16 MHz external clock for devices with fast clock input feature
- 32.768 kHz subsystem quartz clock
- 100kHz/2MHz internal RC clock for quick and safe startup, oscillator stop detection, watchdog
- Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
- The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
- Low Power Consumption - 13 operating modes (different Run, Sleep, Timer modes, Stop mode)

● On-chip voltage regulator

- Internal voltage regulator supports reduced internal MCU voltage, offering low EMI and low power consumption figures

● Low voltage reset

- Reset is generated when supply voltage is below minimum

● Code Security

- Protects Flash Memory content from unintended read-out

● DMA

- Automatic transfer function independent of CPU, can be assigned freely to resources

● Interrupts

- Fast Interrupt processing
- 8 programmable priority levels
- Non-Maskable Interrupt (NMI)

● CAN

- Supports CAN protocol version 2.0 part A and B
- ISO16845 certified
- Bit rates up to 1 Mbit/s
- 32 message objects
- Each message object has its own identifier mask
- Programmable FIFO mode (concatenation of message objects)
- Maskable interrupt
- Disabled Automatic Retransmission mode for Time Triggered CAN applications
- Programmable loop-back mode for self-test operation

● USART

- Full duplex USARTs (SCI/LIN)
- Wide range of baud rate settings using a dedicated reload timer
- Special synchronous options for adapting to different synchronous serial protocols
- LIN functionality working either as master or slave LIN device
- Extended support for LIN-Protocol to reduce interrupt load

● I²C

- Up to 400 kbps
- Master and Slave functionality, 7-bit and 10-bit addressing

● A/D converter

- SAR-type
- 8/10-bit resolution
- Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- Range Comparator Function
- Scan Disable Function
- ADC Pulse Detection Function

● Source Clock Timers

- Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

● Hardware Watchdog Timer

- Hardware watchdog timer is active after reset
- Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

● Reload Timers

- 16-bit wide
- Prescaler with $1/2^1$, $1/2^2$, $1/2^3$, $1/2^4$, $1/2^5$, $1/2^6$ of peripheral clock frequency
- Event count function

● Free Running Timers

- Signals an interrupt on overflow
- Prescaler with 1, $1/2^1$, $1/2^2$, $1/2^3$, $1/2^4$, $1/2^5$, $1/2^6$, $1/2^7$, $1/2^8$ of peripheral clock frequency

● Input Capture Units

- 16-bit wide
- Signals an interrupt upon external event
- Rising edge, Falling edge or Both (rising&falling) edges sensitive

● Programmable Pulse Generator

- 16-bit down counter, cycle and duty setting registers
- Can be used as 2×8 -bit PPG
- Interrupt at trigger, counter borrow and/or duty match
- PWM operation and one-shot operation
- Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- Can be triggered by software or reload timer
- Can trigger ADC conversion
- Timing point capture

● Stepper Motor Controller

- Stepper Motor Controller with integrated high current output drivers
- Four high current outputs for each channel
- Two synchronized 8/10-bit PWMs per channel
- Internal prescaling for PWM clock: 1, 1/4, 1/5, 1/6, 1/8, 1/10, 1/12, 1/16 of peripheral clock
- Dedicated power supply for high current output drivers

● LCD Controller

- LCD controller with up to 4 COM \times 24SEG
- Internal or external voltage generation
- Duty cycle: Selectable from options: 1/2, 1/3 and 1/4
- Fixed 1/3 bias
- Programmable frame period
- Clock source selectable from four options (main clock, peripheral clock, subclock or RC oscillator clock)
- On-chip drivers for internal divider resistors or external divider resistors
- On-chip data memory for display
- LCD display can be operated in Timer Mode
- Blank display: selectable
- All SEG, COM and V pins can be switched between general and specialized purposes

● Sound Generator

- 8-bit PWM signal is mixed with tone frequency from 16-bit reload counter
- PWM clock by internal prescaler: 1, 1/2, 1/4, 1/8 of peripheral clock

● Real Time Clock

- Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- Read/write accessible second/minute/hour registers
- Can signal interrupts every half second/second/minute/hour/day
- Internal clock divider and prescaler provide exact 1s clock

● External Interrupts

- Edge or Level sensitive
- Interrupt mask and pending bit per channel
- Each available CAN channel RX has an external interrupt for wake-up
- Selected USART channels SIN have an external interrupt for wake-up

● Non Maskable Interrupt

- Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- Once enabled, can not be disabled other than by reset
- High or Low level sensitive
- Pin shared with external interrupt 0

● I/O Ports

- Most of the external pins can be used as general purpose I/O
- All push-pull outputs (except when used as I²C SDA/SCL line)
- Bit-wise programmable as input/output or peripheral signal
- Bit-wise programmable input enable
- One input level per GP-IO-pin (either Automotive or CMOS-Schmitt trigger)
- Bit-wise programmable pull-up resistor

● Built-in OCD (On Chip Debugger)

- One-wire debug tool interface
- Break function:
 - Hardware break: 6 points (shared with code event)
 - Software break: 4096 points
- Event function
 - Code event: 6 points (shared with hardware break)
 - Data event: 6 points
 - Event sequencer: 2 levels
- Execution time measurement function
- Trace function: 42 branches
- Security function

● Flash Memory

- Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- Supports automatic programming, Embedded Algorithm
- Write/Erase/Erase-Suspend/Resume commands
- A flag indicating completion of the algorithm
- Erase can be performed on each sector individually
- Sector protection
- Flash Security feature to protect the content of the Flash
- Low voltage detection during Flash erase


■ PRODUCT LINEUP

| Features | | MB96F67x | Remark |
|---|--|--|--|
| Product type | | Flash product | |
| Subclock | | Subclock can be set by software | |
| Dual Operation Flash memory | RAM | | |
| 64.5KB + 32KB | 4KB | MB96F673 | |
| 128.5KB + 32KB | 4KB | MB96F675 | |
| Package | | LQFP-64 FPT-64P-M23/M24 | |
| DMA | | 2ch | |
| USART | | 2ch | LIN-USART 0/1 |
| | with automatic LIN-Header transmission/reception | Yes (only 1ch) | LIN-USART 0 |
| | with 16 byte RX- and TX-FIFO | No | |
| I ² C | | 1ch | I ² C 0 |
| 10-bit A/D Converter | | 12ch | AN 8/9/12/13/16 to 23 |
| | with Data Buffer | No | |
| | with Range Comparator | Yes | |
| | with Scan Disable | Yes | |
| | with ADC Pulse Detection | Yes | |
| 16-bit Reload Timer (RLT) | | 3ch | RLT 1/2/6 Only RLT6 can be used as PPG clock source. |
| 16-bit Free-Running Timer (FRT) | | 2ch | FRT 0/1 |
| 16-bit Input Capture Unit (ICU) | | 4ch (2 channels for LIN-USART) | ICU 0/1/4/5 ICU 0/1 for LIN-USART |
| 8/16-bit Programmable Pulse Generator (PPG) | | 4ch (16-bit) / 8ch (8-bit) | PPG 0/1/2/3 |
| | with Timing point capture | Yes | |
| | with Start delay | No | |
| | with Ramp | No | |
| CAN Interface | | 1ch | CAN 0 32 Message Buffers |
| Stepping Motor Controller (SMC) | | 2ch | SMC 0/1 |
| External Interrupts (INTerrupt) | | 7ch | INT 0/1/2/3/4/6/7 |
| Non-Maskable Interrupt (NMI) | | 1ch | |
| Sound generator (SG) | | 1ch | SG 0 |
| LCD Controller | | 4 COM × 24 SEG | COM 0 to 3 SEG 3 to 6/8 to 11/ 19 to 21/23/30/36 to 39/42/45 to 47/54 to 56 |
| Real Time Clock (RTC) | | 1ch | |
| I/O Ports | | 48 (Dual clock mode) 50 (Single clock mode) | |
| Clock Calibration Unit (CAL) | | 1ch | |
| Clock Output Function | | 2ch | |
| Low Voltage Reset | | Yes | Low voltage reset can be disabled by software |
| Hardware Watchdog Timer | | Yes | |
| On-chip RC-oscillator | | Yes | |
| On-chip Debugger | | Yes | |


Notes: • All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the General I/O port according to your function use.

- These devices are under development and specification is preliminary.
These products under development may change its specification without notice.

■ BLOCK DIAGRAM



■ PIN ASSIGNMENTS



■ PIN FUNCTION DESCRIPTION

| Pin name | Feature | Description |
|----------|-----------------------|---|
| ADTG | ADC | A/D converter trigger input |
| ANn | ADC | A/D converter channel n input |
| AVcc | Supply | Analog circuits power supply |
| AVRH | ADC | A/D converter high reference voltage input |
| AVss | Supply | Analog circuits power supply |
| C | Voltage regulator | Internally regulated power supply stabilization capacitor pin |
| CKOTn | Clock output function | Clock Output function n output |
| CKOTn_R | Clock output function | Relocated Clock Output function n output |
| CKOTXn | Clock output function | Clock Output function n inverted output |
| COMn | LCD | LCD Common driver |
| DVcc | Supply | SMC pins power supply |
| DVss | Supply | SMC pins power supply |
| INn | ICU | Input Capture Unit n input |
| INn_R | ICU | Relocated Input Capture Unit n input |
| INTn | External Interrupt | External Interrupt n input |
| INTn_R | External Interrupt | Relocated External Interrupt n input |
| MD | Core | Input pin for specifying the operating mode |
| NMI | External Interrupt | Non-Maskable Interrupt input |
| Pnn_m | GPIO | General purpose I/O |
| PPGn | PPG | Programmable Pulse Generator n output (16bit/8bit) |
| PPGn_R | PPG | Relocated Programmable Pulse Generator n output (16bit/8bit) |
| PPGn_B | PPG | Programmable Pulse Generator n output (8bit) |
| PWMn | SMC | SMC PWM high current output |
| RSTX | Core | Reset input |
| RXn | CAN | CAN interface n RX input |
| SCKn | USART | USART n serial clock input/output |
| SCLn | I ² C | I ² C interface n clock I/O input/output |
| SDAn | I ² C | I ² C interface n serial data I/O input/output |
| SEGr | LCD | LCD Segment driver |
| SGAn | Sound Generator | SG amplitude output |
| SGOn | Sound Generator | SG sound/tone output |
| SINn | USART | USART n serial data input |
| SOTn | USART | USART n serial data output |
| TINn | Reload Timer | Reload Timer n event input |
| TINn_R | Reload Timer | Relocated Reload Timer n event input |
| TOTn | Reload Timer | Reload Timer n output |
| TOT_R | Reload Timer | Relocated Reload Timer n output |
| TTGn | PPG | Programmable Pulse Generator n trigger input |
| TXn | CAN | CAN interface n TX output |
| Vn | LCD | LCD voltage reference |
| Vcc | Supply | Power supply |
| Vss | Supply | Power supply |
| WOT_R | RTC | Relocated Real Time clock output |
| X0 | Clock | Oscillator input |

| Pin name | Feature | Description |
|-----------|---------|-------------------------------|
| X0A | Clock | Subclock Oscillator input |
| X1 | Clock | Oscillator output |
| X1A | Clock | Subclock Oscillator output |
| DEBUG I/F | OCD | On Chip Debugger input/output |


■ PIN CIRCUIT TYPE

| Pin no. | I/O circuit type* | Pin name |
|---------|-------------------|------------------------------------|
| 1 | Supply | V _{ss} |
| 2 | F | C |
| 3 | M | P03_7 / INT1 / SIN1 |
| 4 | H | P13_0 / INT2 / SOT1 |
| 5 | P | P13_1 / INT3 / SCK1 / SEG42 |
| 6 | J | P00_7 / SEG19 / SGO0 |
| 7 | J | P01_0 / SEG20 / SGA0 |
| 8 | J | P02_2 / SEG30 / CKOT0_R |
| 9 | J | P06_5 / IN1 / SEG54 / TTG1 |
| 10 | J | P06_6 / TIN1 / SEG55 / IN4_R |
| 11 | J | P06_7 / TOT1 / SEG56 / IN5_R |
| 12 | K | P05_0 / AN8 |
| 13 | K | P05_1 / AN9 |
| 14 | Supply | AV _{cc} |
| 15 | G | AVRH |
| 16 | Supply | AV _{ss} |
| 17 | K | P05_4 / AN12 / INT2_R / WOT_R |
| 18 | K | P05_5 / AN13 |
| 19 | R | P08_0 / PWM1P0 / AN16 |
| 20 | R | P08_1 / PWM1M0 / AN17 |
| 21 | R | P08_2 / PWM2P0 / AN18 |
| 22 | R | P08_3 / PWM2M0 / AN19 |
| 23 | Supply | DV _{cc} |
| 24 | Supply | DV _{ss} |
| 25 | R | P08_4 / PWM1P1 / AN20 |
| 26 | R | P08_5 / PWM1M1 / AN21 |
| 27 | R | P08_6 / PWM2P1 / AN22 |
| 28 | R | P08_7 / PWM2M1 / AN23 |
| 29 | P | P13_4 / SIN0 / INT6 / SEG45 |
| 30 | J | P13_5 / SOT0 / ADTG / INT7 / SEG46 |
| 31 | P | P13_6 / SCK0 / CKOTX0 / SEG47 |
| 32 | N | P04_4 / PPG3 / SDA0 |

| Pin no. | I/O circuit type* | Pin name |
|---------|-------------------|---------------------------------|
| 33 | N | P04_5 / SCL0 |
| 34 | O | DEBUG I/F |
| 35 | H | P17_0 |
| 36 | C | MD |
| 37 | A | X0 |
| 38 | A | X1 |
| 39 | Supply | Vss |
| 40 | B | P04_0 / X0A |
| 41 | B | P04_1 / X1A |
| 42 | C | RSTX |
| 43 | J | P11_7 / SEG3 / IN0_R |
| 44 | J | P11_0 / COM0 |
| 45 | J | P11_1 / COM1 / PPG0_R |
| 46 | J | P11_2 / COM2 / PPG1_R |
| 47 | J | P11_3 / COM3 / PPG2_R |
| 48 | J | P12_0 / SEG4 / IN1_R |
| 49 | J | P12_1 / SEG5 / TIN1_R / PPG0_B |
| 50 | J | P12_2 / SEG6 / TOT1_R / PPG1_B |
| 51 | J | P12_4 / SEG8 |
| 52 | J | P12_5 / SEG9 / TIN2_R / PPG2_B |
| 53 | J | P12_6 / SEG10 / TOT2_R / PPG3_B |
| 54 | J | P12_7 / SEG11 / INT1_R |
| 55 | J | P01_1 / SEG21 / CKOT1 |
| 56 | J | P01_3 / SEG23 |
| 57 | L | P03_0 / SEG36 / V0 |
| 58 | L | P03_1 / SEG37 / V1 |
| 59 | L | P03_2 / SEG38 / V2 |
| 60 | L | P03_3 / SEG39 / V3 |
| 61 | M | P03_4 / RX0 / INT4 |
| 62 | H | P03_5 / TX0 |
| 63 | H | P03_6 / INT0 / NMI |
| 64 | Supply | Vcc |

*: Please refer to “**■ I/O CIRCUIT TYPE**” for details on the I/O circuit types.




I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
|------|---|---|
| A |  | <p>High-speed oscillation circuit:</p> <ul style="list-style-type: none">· Programmable between oscillation mode (external crystal or resonator connected to X0/X1 pins) and Fast external Clock Input (FCI) mode (external clock connected to X0 pin)· Feedback resistor = approx. 1.0 MΩ. Feedback resistor is grounded in the center when the oscillator is disabled or in FCI mode· The amplitude: 1.8V±0.15V to operate by the internal supply voltage |

| Type | Circuit | Remarks |
|------|---------|--|
| B | | <p>Low-speed oscillation circuit shared with GPIO functionality:</p> <ul style="list-style-type: none"> • Feedback resistor = approx. 5.0 MΩ. Feedback resistor is grounded in the center when the oscillator is disabled • GPIO functionality selectable (CMOS hysteresis input with input shutdown function, $I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$, Programmable pull-up resistor) |
| C | | <ul style="list-style-type: none"> • CMOS hysteresis input pin |

| Type | Circuit | Remarks |
|------|---------|---|
| F | | <ul style="list-style-type: none">Power supply input protection circuit |
| G | | <ul style="list-style-type: none">A/D converter ref+ (AVRH) power supply input pin with protection circuitWithout protection circuit against V_{CC} for pins AVRH |
| H | | <ul style="list-style-type: none">CMOS level output ($I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$)Automotive input with input shutdown functionProgrammable pull-up resistor |
| J | | <ul style="list-style-type: none">CMOS level output ($I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$)Automotive input with input shutdown functionProgrammable pull-up resistorSEG or COM output |

| Type | Circuit | Remarks |
|------|---|---|
| K | <p>Pull-up control</p> <p>P-ch</p> <p>Pout</p> <p>N-ch</p> <p>Nout</p> <p>R</p> <p>Standby control for input shutdown</p> <p>Automotive input</p> <p>Analog input</p> | <ul style="list-style-type: none"> • CMOS level output ($I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$) • Automotive input with input shutdown function • Programmable pull-up resistor • Analog input |
| L | <p>Pull-up control</p> <p>P-ch</p> <p>Pout</p> <p>N-ch</p> <p>Nout</p> <p>R</p> <p>Standby control for input shutdown</p> <p>Vx input or SEG output</p> | <ul style="list-style-type: none"> • CMOS level output ($I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$) • Automotive input with input shutdown function • Programmable pull-up resistor • Vx input or SEG output |
| M | <p>Pull-up control</p> <p>P-ch</p> <p>Pout</p> <p>N-ch</p> <p>Nout</p> <p>R</p> <p>Standby control for input shutdown</p> <p>Hysteresis input</p> | <ul style="list-style-type: none"> • CMOS level output ($I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$) • CMOS hysteresis input with input shutdown function • Programmable pull-up resistor |

| Type | Circuit | Remarks |
|------|--|---|
| N |  | <ul style="list-style-type: none">• CMOS level output ($I_{OL} = 3\text{mA}$, $I_{OH} = -3\text{mA}$)• CMOS hysteresis input with input shutdown function• Programmable pull-up resistor <p>*: N-channel transistor has slew rate control according to I^2C spec, irrespective of usage.</p> |
| O |  | <ul style="list-style-type: none">• I_{OL}: 25mA @ 2.7V• TTL input |
| P |  | <ul style="list-style-type: none">• CMOS level output ($I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$)• CMOS hysteresis inputs with input shutdown function• Programmable pull-up resistor• SEG or COM output |

| Type | Circuit | Remarks |
|------|--|---|
| R | <p>Pull-up control</p> <p>P-ch</p> <p>Pout</p> <p>N-ch</p> <p>Nout</p> <p>Pull-down control</p> <p>R</p> <p>Standby control for input shutdown</p> <p>Automotive input</p> <p>Analog input</p> | <ul style="list-style-type: none">• CMOS level output (programmable $I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$ and $I_{OL} = 30\text{mA}$, $I_{OH} = -30\text{mA}$)• Automotive input with input shutdown function• Programmable pull-up / pull-down resistor• Analog input |

■ MEMORY MAP

| MB96F67x | |
|-------------------------|------------------------|
| FF:FFF H | USER ROM* ¹ |
| DE:0000 H | Reserved |
| DD:FFF H | |
| 10:0000 H | Boot-ROM |
| 0F:E000 H | |
| 0E:9000 H | Peripheral |
| | Reserved |
| 01:0000 H | |
| 00:8000 H | ROM/RAM MIRROR |
| RAMSTART0* ² | Internal RAM bank0 |
| | Reserved |
| 00:0C00 H | |
| 00:0380 H | Peripheral |
| 00:0180 H | GPR* ³ |
| 00:0100 H | DMA |
| 00:00F0 H | Reserved |
| 00:0000 H | Peripheral |

*1: For details about USER ROM area, see the “■USER ROM MEMORY MAP FOR FLASH DEVICES” on the following pages.

*2: For RAMSTART/END addresses, please refer to the table on the next page.

*3: Unused GPR banks can be used as RAM area.

The DMA area is only available if the device contains the corresponding resource.
The available RAM and ROM area depends on the device.

■ RAMSTART ADDRESSES

| Devices | Bank 0 RAM size | RAMSTART0 |
|----------------------|--------------------|----------------------|
| MB96F673 MB96F675 | 4KByte | 00:7200 _H |

■ USER ROM MEMORY MAP FOR FLASH DEVICES

| Alternative mode CPU address | Flash memory mode address | MB96F673 Flash size 64.5KB + 32KB | MB96F675 Flash size 128.5KB + 32KB | |
|--|--|---|--|-------------------|
| FF:FFFF _H FF:0000 _H | 3F:FFFF _H 3F:0000 _H | SA39 - 64KB | SA39 - 64KB | Bank A of Flash A |
| FE:FFFF _H FE:0000 _H FD:FFFF _H | 3E:FFFF _H 3E:0000 _H | Reserved | SA38 - 64KB Reserved | |
| DF:A000 _H | | | | |
| DF:9FFF _H DF:8000 _H | 1F:9FFF _H 1F:8000 _H | SA4 - 8KB | SA4 - 8KB | Bank B of Flash A |
| DF:7FFF _H DF:6000 _H | 1F:7FFF _H 1F:6000 _H | SA3 - 8KB | SA3 - 8KB | |
| DF:5FFF _H DF:4000 _H | 1F:5FFF _H 1F:4000 _H | SA2 - 8KB | SA2 - 8KB | |
| DF:3FFF _H DF:2000 _H | 1F:3FFF _H 1F:2000 _H | SA1 - 8KB | SA1 - 8KB | |
| DF:1FFF _H DF:0000 _H | 1F:1FFF _H 1F:0000 _H | SAS - 512B* | SAS - 512B* | |
| DE:FFFF _H DE:0000 _H | | Reserved | Reserved | Bank A of Flash A |

*: Physical address area of SAS-512B is from DF:0000_H to DF:01FF_H.
 Others (from DF:0200_H to DF:1FFF_H) are all ROM Mirror area for SAS-512B.
 Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000_H -DF:01FF_H.
 SAS can not be used for E²PROM emulation.

■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

| MB96F67x | | |
|------------|--------------|-----------------|
| Pin Number | USART Number | Normal Function |
| 29 | USART0 | SIN0 |
| 30 | | SOT0 |
| 31 | | SCK0 |
| 3 | USART1 | SIN1 |
| 4 | | SOT1 |
| 5 | | SCK1 |

■ INTERRUPT VECTOR TABLE

| Vector number | Offset in vector table | Vector name | Cleared by DMA | Index in ICR to program | Description |
|---------------|------------------------|-------------|----------------|-------------------------|--------------------------------|
| 0 | 3FC | CALLV0 | No | - | Reserved |
| 1 | 3F8 | CALLV1 | No | - | Reserved |
| 2 | 3F4 | CALLV2 | No | - | Reserved |
| 3 | 3F0 | CALLV3 | No | - | Reserved |
| 4 | 3EC | CALLV4 | No | - | Reserved |
| 5 | 3E8 | CALLV5 | No | - | Reserved |
| 6 | 3E4 | CALLV6 | No | - | Reserved |
| 7 | 3E0 | CALLV7 | No | - | Reserved |
| 8 | 3DC | RESET | No | - | Reserved |
| 9 | 3D8 | INT9 | No | - | Reserved |
| 10 | 3D4 | EXCEPTION | No | - | Reserved |
| 11 | 3D0 | NMI | No | - | Non-Maskable Interrupt |
| 12 | 3CC | DLY | No | 12 | Delayed Interrupt |
| 13 | 3C8 | RC_TIMER | No | 13 | RC clock timer |
| 14 | 3C4 | MC_TIMER | No | 14 | Main Clock Timer |
| 15 | 3C0 | SC_TIMER | No | 15 | Sub Clock Timer |
| 16 | 3BC | LVDI | No | 16 | Low Voltage Detector |
| 17 | 3B8 | EXTINT0 | Yes | 17 | External Interrupt 0 |
| 18 | 3B4 | EXTINT1 | Yes | 18 | External Interrupt 1 |
| 19 | 3B0 | EXTINT2 | Yes | 19 | External Interrupt 2 |
| 20 | 3AC | EXTINT3 | Yes | 20 | External Interrupt 3 |
| 21 | 3A8 | EXTINT4 | Yes | 21 | External Interrupt 4 |
| 22 | 3A4 | - | - | 22 | Reserved |
| 23 | 3A0 | EXTINT6 | Yes | 23 | External Interrupt 6 |
| 24 | 39C | EXTINT7 | Yes | 24 | External Interrupt 7 |
| 25 | 398 | - | - | 25 | Reserved |
| 26 | 394 | - | - | 26 | Reserved |
| 27 | 390 | - | - | 27 | Reserved |
| 28 | 38C | - | - | 28 | Reserved |
| 29 | 388 | - | - | 29 | Reserved |
| 30 | 384 | - | - | 30 | Reserved |
| 31 | 380 | - | - | 31 | Reserved |
| 32 | 37C | - | - | 32 | Reserved |
| 33 | 378 | CAN0 | No | 33 | CAN Controller 0 |
| 34 | 374 | - | - | 34 | Reserved |
| 35 | 370 | - | - | 35 | Reserved |
| 36 | 36C | - | - | 36 | Reserved |
| 37 | 368 | - | - | 37 | Reserved |
| 38 | 364 | PPG0 | Yes | 38 | Programmable Pulse Generator 0 |
| 39 | 360 | PPG1 | Yes | 39 | Programmable Pulse Generator 1 |
| 40 | 35C | PPG2 | Yes | 40 | Programmable Pulse Generator 2 |

| Vector number | Offset in vector table | Vector name | Cleared by DMA | Index in ICR to program | Description |
|---------------|------------------------|-------------|----------------|-------------------------|--|
| 41 | 358 | PPG3 | Yes | 41 | Programmable Pulse Generator 3 |
| 42 | 354 | - | - | 42 | Reserved |
| 43 | 350 | - | - | 43 | Reserved |
| 44 | 34C | - | - | 44 | Reserved |
| 45 | 348 | - | - | 45 | Reserved |
| 46 | 344 | - | - | 46 | Reserved |
| 47 | 340 | - | - | 47 | Reserved |
| 48 | 33C | - | - | 48 | Reserved |
| 49 | 338 | - | - | 49 | Reserved |
| 50 | 334 | - | - | 50 | Reserved |
| 51 | 330 | - | - | 51 | Reserved |
| 52 | 32C | - | - | 52 | Reserved |
| 53 | 328 | - | - | 53 | Reserved |
| 54 | 324 | - | - | 54 | Reserved |
| 55 | 320 | - | - | 55 | Reserved |
| 56 | 31C | - | - | 56 | Reserved |
| 57 | 318 | - | - | 57 | Reserved |
| 58 | 314 | - | - | 58 | Reserved |
| 59 | 310 | RLT1 | Yes | 59 | Reload Timer 1 |
| 60 | 30C | RLT2 | Yes | 60 | Reload Timer 2 |
| 61 | 308 | - | - | 61 | Reserved |
| 62 | 304 | - | - | 62 | Reserved |
| 63 | 300 | - | - | 63 | Reserved |
| 64 | 2FC | PPGRLT | Yes | 64 | Reload Timer 6 can be used as PPG clock source |
| 65 | 2F8 | ICU0 | Yes | 65 | Input Capture Unit 0 |
| 66 | 2F4 | ICU1 | Yes | 66 | Input Capture Unit 1 |
| 67 | 2F0 | - | - | 67 | Reserved |
| 68 | 2EC | - | - | 68 | Reserved |
| 69 | 2E8 | ICU4 | Yes | 69 | Input Capture Unit 4 |
| 70 | 2E4 | ICU5 | Yes | 70 | Input Capture Unit 5 |
| 71 | 2E0 | - | - | 71 | Reserved |
| 72 | 2DC | - | - | 72 | Reserved |
| 73 | 2D8 | - | - | 73 | Reserved |
| 74 | 2D4 | - | - | 74 | Reserved |
| 75 | 2D0 | - | - | 75 | Reserved |
| 76 | 2CC | - | - | 76 | Reserved |
| 77 | 2C8 | - | - | 77 | Reserved |
| 78 | 2C4 | - | - | 78 | Reserved |
| 79 | 2C0 | - | - | 79 | Reserved |
| 80 | 2BC | - | - | 80 | Reserved |

| Vector number | Offset in vector table | Vector name | Cleared by DMA | Index in ICR to program | Description |
|---------------|------------------------|-------------|----------------|-------------------------|-----------------------------|
| 81 | 2B8 | - | - | 81 | Reserved |
| 82 | 2B4 | - | - | 82 | Reserved |
| 83 | 2B0 | - | - | 83 | Reserved |
| 84 | 2AC | - | - | 84 | Reserved |
| 85 | 2A8 | - | - | 85 | Reserved |
| 86 | 2A4 | - | - | 86 | Reserved |
| 87 | 2A0 | - | - | 87 | Reserved |
| 88 | 29C | - | - | 88 | Reserved |
| 89 | 298 | FRT0 | Yes | 89 | Free Running Timer 0 |
| 90 | 294 | FRT1 | Yes | 90 | Free Running Timer 1 |
| 91 | 290 | - | - | 91 | Reserved |
| 92 | 28C | - | - | 92 | Reserved |
| 93 | 288 | RTC0 | No | 93 | Real Time Clock |
| 94 | 284 | CAL0 | No | 94 | Clock Calibration Unit |
| 95 | 280 | SG0 | No | 95 | Sound Generator 0 |
| 96 | 27C | IIC0 | Yes | 96 | I ² C interface0 |
| 97 | 278 | - | - | 97 | Reserved |
| 98 | 274 | ADC0 | Yes | 98 | A/D Converter |
| 99 | 270 | - | - | 99 | Reserved |
| 100 | 26C | - | - | 100 | Reserved |
| 101 | 268 | LINR0 | Yes | 101 | LIN USART 0 RX |
| 102 | 264 | LINT0 | Yes | 102 | LIN USART 0 TX |
| 103 | 260 | LINR1 | Yes | 103 | LIN USART 1 RX |
| 104 | 25C | LINT1 | Yes | 104 | LIN USART 1 TX |
| 105 | 258 | - | - | 105 | Reserved |
| 106 | 254 | - | - | 106 | Reserved |
| 107 | 250 | - | - | 107 | Reserved |
| 108 | 24C | - | - | 108 | Reserved |
| 109 | 248 | - | - | 109 | Reserved |
| 110 | 244 | - | - | 110 | Reserved |
| 111 | 240 | - | - | 111 | Reserved |
| 112 | 23C | - | - | 112 | Reserved |
| 113 | 238 | - | - | 113 | Reserved |
| 114 | 234 | - | - | 114 | Reserved |
| 115 | 230 | - | - | 115 | Reserved |
| 116 | 22C | - | - | 116 | Reserved |
| 117 | 228 | - | - | 117 | Reserved |
| 118 | 224 | - | - | 118 | Reserved |
| 119 | 220 | - | - | 119 | Reserved |
| 120 | 21C | - | - | 120 | Reserved |

| Vector number | Offset in vector table | Vector name | Cleared by DMA | Index in ICR to program | Description |
|---------------|------------------------|-------------|----------------|-------------------------|------------------------------------|
| 121 | 218 | - | - | 121 | Reserved |
| 122 | 214 | - | - | 122 | Reserved |
| 123 | 210 | - | - | 123 | Reserved |
| 124 | 20C | - | - | 124 | Reserved |
| 125 | 208 | - | - | 125 | Reserved |
| 126 | 204 | - | - | 126 | Reserved |
| 127 | 200 | - | - | 127 | Reserved |
| 128 | 1FC | - | - | 128 | Reserved |
| 129 | 1F8 | - | - | 129 | Reserved |
| 130 | 1F4 | - | - | 130 | Reserved |
| 131 | 1F0 | - | - | 131 | Reserved |
| 132 | 1EC | - | - | 132 | Reserved |
| 133 | 1E8 | FLASHA | Yes | 133 | Flash memory A interrupt |
| 134 | 1E4 | - | - | 134 | Reserved |
| 135 | 1E0 | - | - | 135 | Reserved |
| 136 | 1DC | - | - | 136 | Reserved |
| 137 | 1D8 | - | - | 137 | Reserved |
| 138 | 1D4 | - | - | 138 | Reserved |
| 139 | 1D0 | ADCRC0 | No | 139 | A/D Converter 0 - Range Comparator |
| 140 | 1CC | ADCPD0 | No | 140 | A/D Converter 0 - Pulse detection |
| 141 | 1C8 | - | - | 141 | Reserved |
| 142 | 1C4 | - | - | 142 | Reserved |
| 143 | 1C0 | - | - | 143 | Reserved |

■ HANDLING DEVICES

Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (V_{CC}/V_{SS})
- Crystal oscillator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- SMC power supply pins
- Serial communication

1. Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V_{CC} pins and V_{SS} pins.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC} , $AVRH$) exceed the digital power-supply voltage.

2. Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register $PIER = 0$).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than 2 k Ω .

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.


3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

1. Single phase external clock for Main oscillator

- When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.



2. Single phase external clock for Sub oscillator

- When using a single phase external clock for the Sub oscillator, 'External clock mode' must be selected and X0A/GP04_0 must be driven. X1A/GP04_1 must be configured as GPIO.

4. Notes on PLL clock mode operation

If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

5. Power supply pins (V_{CC}/V_{SS})

It is required that all V_{CC} -level as well as all V_{SS} -level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

V_{CC} and V_{SS} must be connected to the device from the power supply with lowest possible impedance.

As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1 μF between V_{CC} and V_{SS} as close as possible to V_{CC} and V_{SS} pins.

6. Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

7. Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AV_{CC} , $AVRH$) and analog inputs (ANn) on after turning the digital power supply (V_{CC}) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage must not exceed $AVRH$ or AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).

8. Pin handling when not using the A/D converter

It is required to connect the unused pins of the A/D converter as $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

9. Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50 μs from 0.2V to 2.7V.

10. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the V_{CC} power supply voltage, a malfunction may occur. The V_{CC} power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that V_{CC} ripple fluctuations (peak to peak value) in the commercial frequencies (50 Hz to 60 Hz) fall within 10% of the standard V_{CC} power supply voltage and the transient fluctuation rate becomes 0.1V/ μs or less in instantaneous fluctuation for power supply switching.

11. SMC power supply pins

All DV_{SS} pins must be set to the same level as the V_{SS} pins.

The DV_{CC} power supply level can be set independently of the V_{CC} power supply level. However note that the SMC I/O pin state is undefined if DV_{CC} is powered on and V_{CC} is below 3V. To avoid this, we recommend to always power V_{CC} before DV_{CC} .

12. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | | Unit | Remarks |
|---|-----------------------|-------------------------|-----------------------|-----------------------|------|--|
| | | | Min | Max | | |
| Power supply voltage* ¹ | V _{CC} | - | V _{SS} - 0.3 | V _{SS} + 6.0 | V | |
| Analog power supply voltage* ¹ | AV _{CC} | - | V _{SS} - 0.3 | V _{SS} + 6.0 | V | V _{CC} = AV _{CC} * ² |
| Analog reference voltage* ¹ | AV _{RH} | - | V _{SS} - 0.3 | V _{SS} + 6.0 | V | AV _{CC} ≥ AV _{RH} , AV _{RH} ≥ AV _{SS} |
| SMC Power supply* ¹ | DV _{CC} | - | V _{SS} - 0.3 | V _{SS} + 6.0 | V | |
| LCD power supply voltage* ¹ | V0 to V3 | - | V _{SS} - 0.3 | V _{SS} + 6.0 | V | V0 to V3 must not exceed V _{CC} |
| Input voltage* ¹ | V _I | - | V _{SS} - 0.3 | V _{SS} + 6.0 | V | V _I ≤ (D)V _{CC} + 0.3V* ³ |
| Output voltage* ¹ | V _O | - | V _{SS} - 0.3 | V _{SS} + 6.0 | V | V _O ≤ (D)V _{CC} + 0.3V* ³ |
| Maximum Clamp Current | I _{CLAMP} | - | -4.0 | +4.0 | mA | Applicable to general purpose I/O pins * ⁴ |
| Total Maximum Clamp Current | Σ I _{CLAMP} | - | - | 14 | mA | Applicable to general purpose I/O pins * ⁴ |
| "L" level maximum output current | I _{OL} | - | - | 15 | mA | Normal outputs |
| | I _{OLSMC} | T _A = -40°C | - | 52 | mA | High current outputs |
| | | T _A = +25°C | - | 39 | mA | |
| | | T _A = +85°C | - | 32 | mA | |
| | | T _A = +105°C | - | 30 | mA | |
| "L" level average output current | I _{OLAV} | - | - | 4 | mA | Normal outputs |
| | I _{OLAVSMC} | T _A = -40°C | - | 40 | mA | High current outputs |
| | | T _A = +25°C | - | 30 | mA | |
| | | T _A = +85°C | - | 25 | mA | |
| | | T _A = +105°C | - | 23 | mA | |
| "L" level maximum overall output current | ΣI _{OL} | - | - | 34 | mA | Normal outputs |
| | ΣI _{OLSMC} | - | - | 180 | mA | High current outputs |
| "L" level average overall output current | ΣI _{OLAV} | - | - | 17 | mA | Normal outputs |
| | ΣI _{OLSMCAV} | - | - | 90 | mA | High current outputs |
| "H" level maximum output current | I _{OH} | - | - | -15 | mA | Normal outputs |
| | I _{OHSMC} | T _A = -40°C | - | -52 | mA | High current outputs |
| | | T _A = +25°C | - | -39 | mA | |
| | | T _A = +85°C | - | -32 | mA | |
| | | T _A = +105°C | - | -30 | mA | |
| "H" level average output current | I _{OHAV} | - | - | -4 | mA | Normal outputs |
| | I _{OHAVSMC} | T _A = -40°C | - | -40 | mA | High current outputs |
| | | T _A = +25°C | - | -30 | mA | |
| | | T _A = +85°C | - | -25 | mA | |
| | | T _A = +105°C | - | -23 | mA | |
| "H" level maximum overall output current | ΣI _{OH} | - | - | -34 | mA | Normal outputs |
| | ΣI _{OHSMC} | - | - | -180 | mA | High current outputs |
| "H" level average overall output current | ΣI _{OHAV} | - | - | -17 | mA | Normal outputs |
| | ΣI _{OHSMCAV} | - | - | -90 | mA | High current outputs |

| Parameter | Symbol | Condition | Rating | | Unit | Remarks |
|---------------------------------|------------------|------------------------|--------|--------------------|------|---------|
| | | | Min | Max | | |
| Power consumption* ⁵ | P _D | T _A =+105°C | - | 255 * ⁶ | mW | |
| Operating ambient temperature | T _A | - | -40 | 105 | °C | |
| Storage temperature | T _{STG} | - | -55 | 150 | °C | |

*1: This parameter is based on V_{SS} = AV_{SS} = DV_{SS} = 0V.


*2: AV_{CC} and V_{CC} must be set to the same voltage. It is required that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.

*3: V_I and V_O should not exceed V_{CC} + 0.3 V. V_I should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating. Input/output voltages of standard ports depend on V_{CC}.

*4: • Applicable to all general purpose I/O pins (Pnn_m).

- Use within recommended operating conditions.
- Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).

- Sample recommended circuits:



*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

$$P_D = P_{IO} + P_{INT}$$

$$P_{IO} = \sum (V_{OL} \times I_{OL} + V_{OH} \times I_{OH}) \text{ (I/O load power dissipation, sum is performed on all I/O ports)}$$

$$P_{INT} = V_{CC} \times (I_{CC} + I_A) \text{ (internal power dissipation)}$$

I_{CC} is the total core current consumption into V_{CC} as described in the “DC characteristics” and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

I_A is the analog current consumption into AV_{CC} .

*6: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

($V_{SS} = AV_{SS} = DV_{SS} = 0V$)

| Parameter | Symbol | Value | | | Unit | Remarks |
|------------------------------|-------------------|-------|-----|-----|---------|--|
| | | Min | Typ | Max | | |
| Power supply voltage | V_{CC}, DV_{CC} | 2.7 | - | 5.5 | V | |
| Smoothing capacitor at C pin | C_s | 0.5 | 1.0 | 1.5 | μF | (Target value) 1.0 μF (Allowance within $\pm 50\%$) Please use the ceramic capacitor or the capacitor of the frequency response of this level. The smoothing capacitor at V_{CC} must use the one of a capacity value that is larger than C_s . |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges.

Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

1. Current rating of MB96F670

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^\circ C \text{ to } +105^\circ C)$

| Parameter | Symbol | Pin name | Conditions | Value | | | Unit | Remarks |
|---|----------------------|-----------------|--|-------|------|-----|------|---|
| | | | | Min | Typ | Max | | |
| Power supply current in Run modes ^{*1} | I _{CCPLL} | V _{CC} | PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz (CLKRC and CLKSC stopped) | - | 25 | - | mA | T _A = +25°C |
| | | | | - | - | 45 | mA | T _A = +105°C (Target value) |
| | I _{CCMAIN} | | Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz (CLKPLL, CLKSC and CLKRC stopped) | - | 3.5 | - | mA | T _A = +25°C |
| | | | | - | - | 9 | mA | T _A = +105°C (Target value) |
| | I _{CCSUB} | | Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz (CLKMC, CLKPLL and CLKRC stopped) | - | 0.1 | - | mA | T _A = +25°C |
| | | | | - | - | 6 | mA | T _A = +105°C (Target value) |
| Power supply current in Sleep modes ^{*1} | I _{CCSPLL} | | PLL Sleep mode with CLKS1/2 = CLKP1/2 = 32MHz (CLKRC and CLKSC stopped) | - | 6.5 | - | mA | T _A = +25°C |
| | | | | - | - | 15 | mA | T _A = +105°C (Target value) |
| | I _{CCSMAIN} | | Main Sleep mode with CLKS1/2 = CLKP1/2 = 4MHz (CLKPLL, CLKRC and CLKSC stopped) | - | 1.0 | - | mA | T _A = +25°C |
| | | | | - | - | 7 | mA | T _A = +105°C (Target value) |
| | I _{CCSSUB} | | Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32kHz, (CLKMC, CLKPLL and CLKRC stopped) | - | 0.08 | - | mA | T _A = +25°C |
| | | | | - | - | 4 | mA | T _A = +105°C (Target value) |

(V_{CC} = AV_{CC} = DV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = - 40°C to + 105°C)

| Parameter | Symbol | Pin name | Conditions | Value | | | Unit | Remarks |
|--|----------------------|-----------------|---|-------|------|-----|---|------------------------|
| | | | | Min | Typ | Max | | |
| Power supply current in Timer modes* ² | I _{CCTMAIN} | V _{CC} | Main Timer mode with CLKMC = 4MHz (CLKPLL, CLKRC and CLKSC stopped) | - | 285 | 325 | μA | T _A = +25°C |
| | | | - | - | 1055 | μA | T _A = +105°C (Target value) | |
| | I _{CCTRCH} | | RC Timer mode with CLKRC = 2MHz | - | 160 | 210 | μA | T _A = +25°C |
| | | | - | - | 970 | μA | T _A = +105°C (Target value) | |
| | I _{CCTRCL} | | RC Timer mode with CLKRC = 100kHz | - | 30 | 70 | μA | T _A = +25°C |
| | | | - | - | 820 | μA | T _A = +105°C (Target value) | |
| | I _{CCTSUB} | | Sub Timer mode with CLKSC = 32kHz (CLKMC, CLKPLL and CLKRC stopped) | - | 25 | 55 | μA | T _A = +25°C |
| | | | - | - | 800 | μA | T _A = +105°C (Target value) | |
| Power supply current in Stop mode* ³ | I _{CCH} | | - | - | 20 | 55 | μA | T _A = +25°C |
| | | | - | - | 800 | μA | T _A = +105°C (Target value) | |
| Power supply current for active Low Voltage detector* ⁴ | I _{CCLVD} | | Low voltage detector enabled | - | 5 | 15 | μA | |
| Flash Write/Erase current* ⁵ | I _{CCFLASH} | | - | - | 12.5 | 20 | mA | |

*1: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Power supply for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

*2: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode. The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator.

*3: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

*4: When low voltage detector is enabled, I_{CCLVD} must be added to Power supply current.

*5: When Flash Write / Erase program is executed, I_{CCFLASH} must be added to Power supply current.

2. Pin characteristics

(V_{CC} = AV_{CC} = DV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40°C to +105°C)

| Parameter | Symbol | Pin name | Conditions | Value | | | Unit | Remarks |
|---------------------------|---------------------|----------------------|--|--------------------------|-----|-----------------------|------|-----------------------------|
| | | | | Min | Typ | Max | | |
| "H" level input voltage | V _{IH} | Port inputs Pnn_m | - | V _{CC} × 0.7 | - | V _{CC} + 0.3 | V | CMOS Hysteresis input |
| | | | - | V _{CC} × 0.8 | - | V _{CC} + 0.3 | V | AUTOMOTIVE Hysteresis input |
| | V _{IHX0S} | X0 | External clock in "oscillation mode" | VD × 0.8 | - | VD | V | VD=1.8V±0.15V |
| | V _{IHX0AS} | X0A | External clock in "oscillation mode" | V _{CC} × 0.8 | - | V _{CC} + 0.3 | V | |
| | V _{IHR} | RSTX | - | V _{CC} × 0.8 | - | V _{CC} + 0.3 | V | CMOS Hysteresis input |
| | V _{IHM} | MD | - | V _{CC} - 0.3 | - | V _{CC} + 0.3 | V | CMOS Hysteresis input |
| | V _{IHD} | DEBUG I/F | - | 2.0 | - | V _{CC} + 0.3 | V | TTL Input |
| "L" level input voltage | V _{IL} | Port inputs Pnn_m | - | V _{SS} - 0.3 | - | V _{CC} × 0.3 | V | CMOS Hysteresis input |
| | | | - | V _{SS} - 0.3 | - | V _{CC} × 0.5 | V | AUTOMOTIVE Hysteresis input |
| | V _{ILX0S} | X0 | External clock in "oscillation mode" | V _{SS} | - | VD × 0.2 | V | VD=1.8V±0.15V |
| | V _{ILX0AS} | X0A | External clock in "oscillation mode" | V _{SS} - 0.3 | - | V _{CC} × 0.2 | V | |
| | V _{ILR} | RSTX | - | V _{SS} - 0.3 | - | V _{CC} × 0.2 | V | CMOS Hysteresis input |
| | V _{ILM} | MD | - | V _{SS} - 0.3 | - | V _{SS} + 0.3 | V | CMOS Hysteresis input |
| | V _{ILD} | DEBUG I/F | - | V _{SS} - 0.3 | - | 0.8 | V | TTL Input |
| "H" level output voltage* | V _{OH4} | 4mA type | 4.5V ≤ V _{CC} ≤ 5.5V I _{OH} = -4mA | (D)V _{CC} - 0.5 | - | (D)V _{CC} | V | |
| | | | 2.7V ≤ V _{CC} < 4.5V I _{OH} = -1.5mA | | | | | |
| | V _{OH30} | High Drive type | 4.5V ≤ V _{CC} ≤ 5.5V I _{OH} = -52mA | DV _{CC} - 0.5 | - | DV _{CC} | V | T _A = -40°C |
| | | | 2.7V ≤ V _{CC} < 4.5V I _{OH} = -18mA | | | | | |
| | | | 4.5V ≤ V _{CC} ≤ 5.5V I _{OH} = -39mA | | | | | T _A = +25°C |
| | | | 2.7V ≤ V _{CC} < 4.5V I _{OH} = -16mA | | | | | |
| | | | 4.5V ≤ V _{CC} ≤ 5.5V I _{OH} = -32mA | | | | | T _A = +85°C |
| | | | 2.7V ≤ V _{CC} < 4.5V I _{OH} = -14.5mA | | | | | |
| | | | 4.5V ≤ V _{CC} ≤ 5.5V I _{OH} = -30mA | | | | | T _A = +105°C |
| | | | 2.7V ≤ V _{CC} < 4.5V I _{OH} = -14mA | | | | | |
| | V _{OH3} | 3mA type | 4.5V ≤ V _{CC} ≤ 5.5V I _{OH} = -3mA | V _{CC} - 0.5 | - | V _{CC} | V | |
| | | | 2.7V ≤ V _{CC} < 4.5V I _{OH} = -1.5mA | | | | | |

| Parameter | Symbol | Pin name | Conditions | Value | | | Unit | Remarks |
|--------------------------------|---------------------|---|---|-------|------|-----|------|--|
| | | | | Min | Typ | Max | | |
| "L" level output voltage* | V _{OL4} | 4mA type | 4.5V ≤ V _{CC} ≤ 5.5V I _{OL} = +4mA | - | - | 0.4 | V | |
| | | | 2.7V ≤ V _{CC} < 4.5V I _{OL} = +1.7mA | | | | | |
| | V _{OL30} | High Drive type | 4.5V ≤ V _{CC} ≤ 5.5V I _{OL} = +52mA | - | - | 0.5 | V | T _A = -40°C |
| | | | 2.7V ≤ V _{CC} < 4.5V I _{OL} = +22mA | | | | | |
| | | | 4.5V ≤ V _{CC} ≤ 5.5V I _{OL} = +39mA | | | | | T _A = +25°C |
| | | | 2.7V ≤ V _{CC} < 4.5V I _{OL} = +18mA | | | | | |
| | | | 4.5V ≤ V _{CC} ≤ 5.5V I _{OL} = +32mA | | | | | T _A = +85°C |
| | | | 2.7V ≤ V _{CC} < 4.5V I _{OL} = +14mA | | | | | |
| | | | 4.5V ≤ V _{CC} ≤ 5.5V I _{OL} = +30mA | | | | | T _A = +105°C |
| | | | 2.7V ≤ V _{CC} < 4.5V I _{OL} = +13.5mA | | | | | |
| | V _{OL3} | 3mA type | 2.7V ≤ V _{CC} < 5.5V I _{OL} = +3mA | - | - | 0.4 | V | |
| Input leak current | I _{IL} | Pnn_m | V _{SS} < V _I < V _{CC} AV _{SS} < V _I < AV _{CC} , AVR _H | - 1 | - | 1 | μA | Single port pin except high current output I/O for SMC |
| | | P08_m | DV _{SS} < V _I < DV _{CC} AV _{SS} < V _I < AV _{CC} , AVR _H | - 3 | - | 3 | μA | |
| Total LCD leak current | Σ I _{ILCD} | All SEG/COM pin | V _{CC} = 5.0V | - | 0.5 | 10 | μA | Maximum leakage current of all LCD pins |
| Internal LCD divide resistance | R _{LCD} | Between V3 and V2, V2 and V1, V1 and V0 | V _{CC} = 5.0V | 6.25 | 12.5 | 25 | kΩ | |
| Pull-up resistance value | R _{PU} | Pnn_m | V _{CC} = 5.0V ±10% | 25 | 50 | 100 | kΩ | |
| Pull-down resistance value | R _{DOWN} | P08_m | V _{CC} = 5.0V ±10% | 25 | 50 | 100 | kΩ | |
| Input capacitance | C _{IN} | Other than V _{CC} , V _{SS} , AV _{CC} , AV _{SS} , AVR _H , P08_m | - | - | 5 | 15 | pF | |
| | | P08_m | - | - | 15 | 30 | pF | |


*: I_{OH} and I_{OL} are target value.

4. AC Characteristics

(1) Main Clock Input Characteristics

($V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to $5.5V$, $V_D = 1.8V \pm 0.15V$, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^\circ C$ to $+105^\circ C$)

| Parameter | Symbol | Pin name | Value | | | Unit | Remarks |
|-------------------------|------------------|----------|-------|-----|-----|------|--|
| | | | Min | Typ | Max | | |
| Input frequency | f_C | X0, X1 | 4 | - | 8 | MHz | When using a crystal oscillator, PLL off |
| | | | - | - | 8 | MHz | When using an opposite phase external clock, PLL off |
| | | | 4 | - | 8 | MHz | When using a crystal oscillator or opposite phase external clock, PLL on |
| Input frequency | f_{FCI} | X0 | - | - | 16 | MHz | When using a single phase external clock in "Fast Clock Input mode", PLL off |
| | | | 4 | - | 16 | MHz | When using a single phase external clock in "Fast Clock Input mode", PLL on |
| Input clock cycle | t_{CYLH} | - | 62.5 | - | - | ns | |
| Input clock pulse width | P_{WH}, P_{WL} | - | 30 | - | 70 | % | |




The amplitude changes by resistance, capacity which added outside or the difference of the device.

(2) Sub Clock Input Characteristics

($V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

| Parameter | Symbol | Pin name | Conditions | Value | | | Unit | Remarks |
|-------------------------|------------|----------|--|-------|--------|-----|---------|---|
| | | | | Min | Typ | Max | | |
| Input frequency | F_{CL} | X0A, X1A | - | - | 32.768 | - | kHz | When using an oscillation circuit |
| | | | - | - | - | 100 | kHz | When using an opposite phase external clock |
| | | X0A | - | - | - | 50 | kHz | When using a single phase external clock |
| Input clock cycle | t_{CYLL} | - | - | 10 | - | - | μs | |
| Input clock pulse width | - | - | P_{WH}/t_{CYLL} P_{WL}/t_{CYLL} | 30 | - | 70 | % | |



(3) Built-in RC Oscillation Characteristics

($V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

| Parameter | Symbol | Value | | | Unit | Remarks |
|-----------------|----------|-------|-----|-----|------|--|
| | | Min | Typ | Max | | |
| Clock frequency | F_{RC} | 50 | 100 | 200 | kHz | When using slow frequency of RC oscillator |
| | | 1 | 2 | 4 | MHz | When using fast frequency of RC oscillator |

(4) Internal Clock timing

($V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

| Parameter | Symbol | Value | | Unit |
|---|------------------------|-------|-----|------|
| | | Min | Max | |
| Internal System clock frequency (CLKS1 and CLKS2) | f_{CLKS1}, f_{CLKS2} | - | 54 | MHz |
| Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1) | f_{CLKB}, f_{CLKP1} | - | 32 | MHz |
| Internal peripheral clock frequency (CLKP2) | f_{CLKP2} | - | 32 | MHz |

(5) Operating Conditions of PLL

(V_{CC} = AV_{CC} = DV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = - 40°C to + 105°C)

| Parameter | Symbol | Value | | | Unit | Remarks |
|--|-------------------|-------|-----|-----|------|--|
| | | Min | Typ | Max | | |
| PLL oscillation stabilization wait time (LOCK UP time) | t _{LOCK} | 1 | - | 4 | ms | Time from when the PLL starts operating until the oscillation stabilizes |
| PLL input clock frequency | f _{PLLI} | 4 | - | 16 | MHz | |
| PLL macro oscillation clock frequency | f _{PLLO} | 56 | - | 108 | MHz | |

(6) Reset Input Characteristics


(V_{CC} = AV_{CC} = DV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = - 40°C to + 105°C)

| Parameter | Symbol | Pin name | Value | | Unit |
|-------------------------------|-------------------|----------|-------|-----|------|
| | | | Min | Max | |
| Reset input time | T _{RSTL} | RSTX | 10 | - | μs |
| Rejection of reset input time | | | 1 | - | μs |

(7) Power-on Reset Timing

(V_{CC} = AV_{CC} = DV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = - 40°C to + 105°C)

| Parameter | Symbol | Value | | | Unit |
|--------------------|--------|-------|-----|-----|------|
| | | Min | Typ | Max | |
| Power on rise time | Tr | 0.05 | - | 30 | ms |
| Power off time | Toff | 1 | - | - | ms |



(8) USART Timing

(V_{CC} = AV_{CC} = DV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40°C to +105°C)

| Parameter | Symbol | Pin name | Conditions | 4.5V ≤ V _{CC} < 5.5V | | 2.7V ≤ V _{CC} < 4.5V | | Unit |
|------------------------------|--------|--------------|--------------------------------|-------------------------------|---------------------------|-------------------------------|---------------------------|------|
| | | | | Min | Max | Min | Max | |
| Serial clock cycle time | tSCYC | SCKn | Internal shift clock operation | 4 t _{CLKP1} | - | 4 t _{CLKP1} | - | ns |
| SCK ↓ → SOT delay time | tSLOVI | SCKn SOTn | | - 20 | + 20 | - 30 | + 30 | ns |
| SOT → SCK ↑ delay time | tOVSHI | SCKn SOTn | | N × t _{CLKP1} - 20* | - | N × t _{CLKP1} - 30* | - | ns |
| SIN → SCK ↑ setup time | tIVSHI | SCKn SINn | | t _{CLKP1} + 45 | - | t _{CLKP1} + 55 | - | ns |
| SCK ↑ → SIN hold time | tSHIXI | SCKn SINn | | 0 | - | 0 | - | ns |
| Serial clock "L" pulse width | tSLSH | SCKn | External shift clock operation | t _{CLKP1} + 10 | - | t _{CLKP1} + 10 | - | ns |
| Serial clock "H" pulse width | tSHSL | SCKn | | t _{CLKP1} + 10 | - | t _{CLKP1} + 10 | - | ns |
| SCK ↓ → SOT delay time | tSLOVE | SCKn SOTn | | - | 2 t _{CLKP1} + 45 | - | 2 t _{CLKP1} + 55 | ns |
| SIN → SCK ↑ setup time | tIVSHE | SCKn SINn | | t _{CLKP1} /2 + 10 | - | t _{CLKP1} /2 + 10 | - | ns |
| SCK ↑ → SIN hold time | tSHIXE | SCKn SINn | | t _{CLKP1} + 10 | - | t _{CLKP1} + 10 | - | ns |
| SCK fall time | tF | SCKn | | - | 20 | - | 20 | ns |
| SCK rise time | tR | SCKn | | - | 20 | - | 20 | ns |



- Notes:
- The above characteristics apply to CLK synchronous mode.
 - C_L is the load capacity value of pins when testing.
 - Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96670 series HARDWARE MANUAL"
 - t_{CLKP1} indicates the peripheral clock 1 (CLKP1), Unit: ns
 - These characteristics only guarantee the same relocate port number.
- For example, the combination of SCLKn_0 and SOTn_1 is not guaranteed.

*: Parameter N depends on tSCYC and can be calculated as follows:

- If tSCYC = 2 × k × t_{CLKP1}, then N = k, where k is an integer > 2
- If tSCYC = (2 × k + 1) × t_{CLKP1}, then N = k + 1, where k is an integer > 1

Examples:


| tSCYC | N |
|---|-----|
| 4 × t _{CLKP1} | 2 |
| 5 × t _{CLKP1} , 6 × t _{CLKP1} | 3 |
| 7 × t _{CLKP1} , 8 × t _{CLKP1} | 4 |
| ... | ... |



(9) External input timing

(V_{CC} = AV_{CC} = DV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = - 40°C to + 105°C)

| Parameter | Symbol | Pin name | Value | | Unit | Remarks |
|-------------------|--------------------------------------|-------------------|--|-----|------|-----------------------------|
| | | | Min | Max | | |
| Input pulse width | t _{INH} t _{INL} | Pnn_m | 2t _{CLKP1} + 200 (t _{CLKP1} = 1/f _{CLKP1})* | - | ns | General Purpose I/O |
| | | ADTG | | | | A/D converter trigger input |
| | | TINn, TINn_R | | | | Reload Timer |
| | | TTGn | | | | PPG Trigger input |
| | | INn, INn_R | | | | Input capture |
| | | INTn, INTn_R, NMI | 200 | - | ns | External interrupt NMI |

*: t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.

(10) I²C timing(V_{CC} = AV_{CC} = DV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40°C to +105°C)


| Parameter | Symbol | Conditions | Typical mode | | High-speed mode ^{*4} | | Unit |
|--|--------|--|--------------|--------------------|-------------------------------|-------------------|------|
| | | | Min | Max | Min | Max | |
| SCL clock frequency | fSCL | CL = 50pF, R = (V _p /I _{OL})* ¹ | 0 | 100 | 0 | 400 | kHz |
| (Repeated) START condition hold time SDA ↓ → SCL ↓ | tHDSTA | | 4.0 | - | 0.6 | - | μs |
| SCL clock "L" width | tLOW | | 4.7 | - | 1.3 | - | μs |
| SCL clock "H" width | tHIGH | | 4.0 | - | 0.6 | - | μs |
| (Repeated) START setup time SCL ↑ → SDA ↓ | tSUSTA | | 4.7 | - | 0.6 | - | μs |
| Data hold time SCL ↓ → SDA ↓ ↑ | tHDDAT | | 0 | 3.45 ^{*2} | 0 | 0.9 ^{*3} | μs |
| Data setup time SDA ↓ ↑ → SCL ↑ | tSUDAT | | 250 | - | 100 | - | ns |
| STOP condition setup time SCL ↑ → SDA ↑ | tSUSTO | | 4.0 | - | 0.6 | - | μs |
| Bus free time between "STOP condition" and "START condition" | tBUS | | 4.7 | - | 1.3 | - | μs |

*1: R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. V_p indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

*2: The maximum tHDDAT must satisfy that it doesn't extend at least "L" period (tLOW) of device's SCL signal.

*3: A high-speed mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of "tSUDAT ≥ 250 ns".

*4: t_{CLKP1} is the peripheral clock1 (CLKP1) cycle time. To use I²C, set the peripheral bus clock at 6 MHz or more.



● 10bit A/D Converter

- Electrical characteristics for the A/D converter


($V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

| Parameter | Symbol | Pin name | Value | | | Unit | Remarks |
|---|-----------|-----------------|-----------------|--------------------|-----------|---------|-------------------------------------|
| | | | Min | Typ | Max | | |
| Resolution | - | - | - | - | 10 | bit | |
| Total error | - | - | - 3.0 | - | + 3.0 | LSB | |
| Nonlinearity error | - | - | - 2.5 | - | + 2.5 | LSB | |
| Differential Nonlinearity error | - | - | - 1.9 | - | + 1.9 | LSB | |
| Zero transition voltage | V_{OT} | ANx | Typ - 20 | $AV_{SS} + 0.5LSB$ | Typ + 20 | mV | |
| Full transition voltage | V_{FST} | ANx | Typ - 20 | $AVRH - 1.5LSB$ | Typ + 20 | mV | |
| Compare time | - | - | 1.0 | - | 5.0 | μs | $4.5V \leq AV_{CC} \leq 5.5V$ |
| | | | 2.2 | - | 8.0 | μs | $2.7V \leq AV_{CC} < 4.5V$ |
| Sampling time | - | - | 0.5 | - | - | μs | $4.5V \leq AV_{CC} \leq 5.5V$ |
| | | | 1.2 | - | - | μs | $2.7V \leq AV_{CC} < 4.5V$ |
| Power supply current | I_A | AV_{CC} | - | 2.0 | 3.1 | mA | A/D Converter active |
| | I_{AH} | | - | - | 3.3 | μA | A/D Converter not operated |
| Reference power supply current (between AVRH to AV_{SS}) | I_R | AVRH | - | 520 | 810 | μA | A/D Converter active |
| | I_{RH} | | - | - | 1.0 | μA | A/D Converter not operated |
| Analog input capacity | C_{VIN} | AN 8, 9, 12, 13 | - | - | 15.5 | pF | Normal outputs |
| | | AN 16 to 23 | - | - | 17.4 | pF | High current outputs |
| Analog port input current | I_{AIN} | AN 8, 9, 12, 13 | - 1 | - | + 1 | μA | $AV_{SS} < V_{AIN} < AV_{CC}, AVRH$ |
| | | AN 16 to 23 | - 3 | - | + 3 | μA | |
| Analog input voltage | V_{AIN} | ANx | AV_{SS} | - | AVRH | V | |
| Reference voltage range | - | AVRH | $AV_{CC} - 0.1$ | - | AV_{CC} | V | |

Accuracy and setting of the A/D Converter sampling time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time depends on the external driving impedance R_{ext} , the board capacitance of the A/D converter input pin C_{ext} and the AV_{cc} voltage level. The following replacement model can be used for the calculation:



R_{ext} : External driving impedance

C_{ext} : Capacitance of PCB at A/D converter input

C_{VIN} : Capacitance of MCU input pin (I/O, analog switch and ADC are contained)
15.5pF (Normal outputs), 17.4pF (High current outputs)

R_{VIN} : Analog input impedance (I/O, analog switch and ADC are contained)
1450 Ω ($4.5V \leq AV_{cc} \leq 5.5V$), 2700 Ω ($2.7V \leq AV_{cc} < 4.5V$)


The following approximation formula for the replacement model above can be used:


$$T_{smp} [\text{min}] = 7.62 \times (R_{ext} \times C_{ext} + (R_{ext} + R_{VIN}) \times C_{VIN})$$

- Do not select a sampling time below the absolute minimum permitted value.
(0.5 μ s for $4.5V \leq AV_{cc} \leq 5.5V$, 1.2 μ s for $2.7V \leq AV_{cc} < 4.5V$)
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current I_{IL} (static current before the sampling switch) or the analog input leakage current I_{AIN} (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current I_{IL} cannot be compensated by an external capacitor.
- The accuracy gets worse as $|AV_{RH} - AV_{SS}|$ becomes smaller.

• Definition of 10-bit A/D Converter Terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Linearity error : Deviation of the line between the zero-transition point (0b0000000000 ←→ 0b0000000001) and the full-scale transition point (0b1111111110 ←→ 0b1111111111) from the actual conversion characteristics.
- Differential linearity error : Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.
- Total error : Difference between the actual value and the theoretical value. The total error includes zero transition error, full-scale transition error, and linearity error.





$$1\text{LSB}' (\text{Ideal value}) = \frac{\text{AVRH} - \text{AV}_{\text{SS}}}{1024} [\text{V}]$$

$$\text{Total error of digital output } N = \frac{V_{\text{NT}} - \{1\text{LSB}' \times (N - 1) + 0.5\text{LSB}'\}}{1\text{LSB}'}$$

N : A/D converter digital output value.

V_{NT} : Voltage at which the digital output changes from 0x(N + 1) to 0xN.


V_{OT}' (Ideal value) = AV_{SS} + 0.5LSB[V]

V_{FST}' (Ideal value) = AVRH - 1.5LSB[V]

● High current output slew rate

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $DV_{CC} = 4.5V$ to $5.5V$, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)


| Parameter | Symbol | Pin name | Value | | | Unit | Remarks |
|-----------------------|------------------------|-------------------|-------|-----|-----|------|------------|
| | | | Min | Typ | Max | | |
| Rise time / Fall time | t_{R2} , t_{F2} | P08_0 to P08_7 | 15 | - | 75 | ns | $C_L=85pF$ |



● Low voltage detection characteristics

($V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

| Parameter | Symbol | Conditions | Value | | | Unit | Remarks |
|---------------------------------------|--------|-------------------------------|--------|------|------|------|--|
| | | | Min | Typ | Max | | |
| Detected voltage | VDL0 | CILCR:LVL = 0000 _B | 2.70 | 2.90 | 3.10 | V | |
| | VDL1 | CILCR:LVL = 0001 _B | 2.79 | 3.00 | 3.21 | V | |
| | VDL2 | CILCR:LVL = 0010 _B | 2.98 | 3.20 | 3.42 | V | |
| | VDL3 | CILCR:LVL = 0011 _B | 3.26 | 3.50 | 3.74 | V | |
| | VDL4 | CILCR:LVL = 0100 _B | 3.45 | 3.70 | 3.95 | V | |
| | VDL5 | CILCR:LVL = 0111 _B | 3.73 | 4.00 | 4.27 | V | |
| | VDL6 | CILCR:LVL = 1001 _B | 3.91 | 4.20 | 4.49 | V | |
| Change ration of power supply voltage | dV/dt | - | -0.004 | - | - | V/μs | Detected voltage (VDL) must be within standards. |



● Flash Memory Write/Erase Characteristics

($V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

| Parameter | | Value | | | Unit | Remarks |
|-------------------------------|--------------|-------|-----|------|---------|---|
| | | Min | Typ | Max | | |
| Sector erase time | Large Sector | - | 0.6 | 3.1 | s | Excludes write time prior to internal erase |
| | Small Sector | | 0.3 | 1.6 | s | |
| Half word (16 bit) write time | | - | 25 | 400 | μs | Not including system-level overhead time. |
| Chip erase time | | - | 2.7 | 14.2 | s | Excludes write time prior to internal erase |

Erase / write cycles and data hold time (targeted value)

| Erase / write cycles (cycle) | Data hold time (year) |
|---------------------------------|--------------------------|
| 1,000 | 20 * |
| 10,000 | 10 * |
| 100,000 | 5 * |

*: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at $+85^{\circ}C$).

■ ORDERING INFORMATION

MCU with CAN controller


| Part number | Flash memory | Package |
|----------------------|----------------------|--------------------------------------|
| MB96F673RAPMC-GSE1* | Flash A (96.5KB) | 64-pin plastic LQFP (FPT-64P-M23) |
| MB96F673RAPMC-GSE2* | | 64-pin plastic LQFP (FPT-64P-M24) |
| MB96F673RAPMC1-GSE1* | | |
| MB96F673RAPMC1-GSE2* | | |
| MB96F675RAPMC-GSE1* | Flash A (160.5KB) | 64-pin plastic LQFP (FPT-64P-M23) |
| MB96F675RAPMC-GSE2* | | 64-pin plastic LQFP (FPT-64P-M24) |
| MB96F675RAPMC1-GSE1* | | |
| MB96F675RAPMC1-GSE2* | | |


MCU without CAN controller

| Part number | Flash | Package |
|----------------------|----------------------|--------------------------------------|
| MB96F673AAPMC-GSE1* | Flash A (96.5KB) | 64-pin plastic LQFP (FPT-64P-M23) |
| MB96F673AAPMC-GSE2* | | 64-pin plastic LQFP (FPT-64P-M24) |
| MB96F673AAPMC1-GSE1* | | |
| MB96F673AAPMC1-GSE2* | | |
| MB96F675AAPMC-GSE1* | Flash A (160.5KB) | 64-pin plastic LQFP (FPT-64P-M23) |
| MB96F675AAPMC-GSE2* | | 64-pin plastic LQFP (FPT-64P-M24) |
| MB96F675AAPMC1-GSE1* | | |
| MB96F675AAPMC1-GSE2* | | |


*: These devices are under development and specification is preliminary.
 These products under development may change its specification without notice.


■ PACKAGE DIMENSION

| | | |
|---|--------------------------------|---------------------|
|  <p>64-pin plastic LQFP</p> <p>(FPT-64P-M23)</p> | Lead pitch | 0.65 mm |
| | Package width × package length | 12.0 × 12.0 mm |
| | Lead shape | Gullwing |
| | Sealing method | Plastic mold |
| | Mounting height | 1.70 mm MAX |
| | Weight | 0.47 g |
| | Code (Reference) | P-LQFP64-12×12-0.65 |



Please check the latest package dimension at the following URL.
<http://edevic.fujitsu.com/package/en-search/>

| | | |
|---|--------------------------------|----------------------|
| <p>64-pin plastic LQFP</p>  <p>(FPT-64P-M24)</p> | Lead pitch | 0.50 mm |
| | Package width × package length | 10.0 × 10.0 mm |
| | Lead shape | Gullwing |
| | Sealing method | Plastic mold |
| | Mounting height | 1.70 mm MAX |
| | Weight | 0.32 g |
| | Code (Reference) | P-LFQFP64-10×10-0.50 |



Please check the latest package dimension at the following URL.
<http://edevic.fujitsu.com/package/en-search/>

■ REVISION HISTORY

| Revision | Date | Modification |
|----------|------------|--------------|
| Prelim 2 | 4-Apr-2011 | Creation |

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome,
Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858

<http://jp.fujitsu.com/fsl/en/>

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC.

1250 E. Arques Avenue, M/S 333

Sunnyvale, CA 94085-5401, U.S.A.

Tel: +1-408-737-5600 Fax: +1-408-737-5999

<http://us.fujitsu.com/micro/>

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.

151 Lorong Chuan,

#05-08 New Tech Park 556741 Singapore

Tel : +65-6281-0770 Fax : +65-6281-0220

<http://www.fujitsu.com/sg/services/micro/semiconductor/>

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH

Pittlerstrasse 47, 63225 Langen, Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122

<http://emea.fujitsu.com/semiconductor/>

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD.

Rm. 3102, Bund Center, No.222 Yan An Road (E),

Shanghai 200002, China

Tel : +86-21-6146-3688 Fax : +86-21-6335-1605

<http://cn.fujitsu.com/fss/>

Korea

FUJITSU SEMICONDUCTOR KOREA LTD.

902 Kosmo Tower Building, 1002 Daechi-Dong,

Gangnam-Gu, Seoul 135-280, Republic of Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

<http://kr.fujitsu.com/fsk/>

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road,

Tsimshatsui, Kowloon, Hong Kong

Tel : +852-2377-0226 Fax : +852-2376-3269

<http://cn.fujitsu.com/fsp/>

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.