# **PCA8539**

# 100 x 18 Chip-On-Glass LCD dot matrix driver

Rev. 0.04 — 29 August 2013

Objective data sheet

# 1. General description

The PCA8539 is a fully featured Liquid Crystal Display (LCD)¹ driver, specifically designed for high-contrast Vertical Alignment (VA) LCD with multiplex rates up to 1:18. It generates the drive signals for multiplexed LCD containing up to 18 backplanes, 100 segments, and up to 1800 elements. The PCA8539 features an internal charge pump with internal capacitors for on-chip generation of the LCD driving voltage. To ensure an optimal and stable contrast over the full temperature range, the PCA8539 offers a programmable temperature compensation of the LCD supply voltage. The PCA8539 can be easily connected to a microcontroller by either the two-line l²C-bus or a four-line bidirectional SPI-bus.

For a selection of NXP LCD segment drivers, see Table 46 on page 80.

# 2. Features and benefits

- AEC Q100 grade 2 compliant for automotive applications
- Single-chip LCD controller and driver
- 100 segments and 18 backplanes allowing to drive any graphic with up to 1800 elements
- On-chip:
  - ◆ Configurable 4, 3, or 2 times voltage multiplier generating LCD supply voltage, independent of V<sub>DD</sub>, programmable by instruction (external supply also possible)
  - Integrated temperature sensor with temperature readout
  - ◆ Temperature compensation of on-chip generated VLCDOUT. Selectable linear temperature compensation of V<sub>LCD</sub>
  - Generation of intermediate LCD bias voltages
  - Oscillator requires no external components (external clock also possible)
- Readout of RAM and registers possible
- Diagnostic features:
  - ◆ Checksum on I<sup>2</sup>C and SPI bus
- Frame frequency: programmable from 45 Hz to 360 Hz
- 2960-bit RAM for storage (1800 bit for display data)
- Two-line I<sup>2</sup>C-bus interface or four-line SPI bus
- Multiplex drive mode 1:18 and 1:12
- Inversion modes
  - ◆ n-line (n = 1 to 7) inversion
  - Frame inversion

The definition of the abbreviations and acronyms used in this data sheet can be found in <u>Section 20</u>.



# 100 x 18 Chip-On-Glass LCD dot matrix driver

- Large supply voltage range: V<sub>DD1</sub>: 2.5 V to 5.5 V (chip can be driven with battery cells)
- Analog supply voltage V<sub>DD2</sub>: 2.5 V to 5.5 V
- LCD supply voltage V<sub>LCD</sub>: 4 V to 16 V
- Very low current consumption (20 μA to 200 μA):
  - ♦ Power-down mode: < 2 μA

# 3. Applications

- Automotive
  - Instrument clusters
  - Climate control display
  - Car entertainment
  - Car radio
- Industrial
  - Medical and health care
  - Measuring equipment
  - Machine control systems
  - Information boards
  - General-purpose display modules
- Consumer
  - White goods
  - Home entertainment

2 of 90

# 100 x 18 Chip-On-Glass LCD dot matrix driver

# 4. Ordering information

Table 1. Ordering information

Type number	Package						
	Name	Description	Version				
PCA8539DUG	bare die	244 bumps	PCA8539DUG				

# 4.1 Ordering options

Table 2. Ordering options

Product type number	Sales item (12NC)	Orderable part number	IC revision	Delivery form
PCA8539DUG/DA	935301519033	PCA8539DUG/DAZ	1	chips with bumps in tray

# 5. Marking

Each die has a laser marking on the rear side. The format is LLLLLLWWXXXXXX having the following meaning:


LLLLLL - lot number

WW - wafer number

XXXXXX - die identification number


100 x 18 Chip-On-Glass LCD dot matrix driver

# 6. Block diagram



# **Pinning information**

# 7.1 Pinning



All information provided in this document is subject to legal disclaimers

Objective data sheet

# 100 x 18 Chip-On-Glass LCD dot matrix driver

# 7.2 Pin description

Pin description of PCA8539DUG

			PCA8539
			100 x 18 Chip-On-Glass LCD dot matrix driver
			RAK RAK RA
	7.2 Pin	description	DRAN, DRAN,
	description of utput pins must		defined level ( $V_{SS}$ or $V_{DD}$ ) unless otherwise specified.
Symbol	Pin	Туре	Description
Backplane ou	tput pins		
COM13	1 to 3	output	LCD backplane
COM14	4, 5		
COM15	6, 7		
COM16	8, 9, 232, 233	_	
COM17	110, 111, 130, 131		
COM7	112, 113		
COM6	114, 115		
COM5	116 to 118		
COM4	119 to 121		
COM3	122, 123		
OM2	124, 125		
OM1	126, 127		
OM0	128, 129		
SM8	234, 235		
ОМ9	236, 237		
OM10	238, 239		
COM11	240, 241		
OM12	242 to 244		
Segment outp	out pins		
99 to S0	132 to 231	output	LCD segment driver output
LCD pins			
LCDIN	10 to 13	supply	V <sub>LCD</sub> input
LCDSENSE	14 to 16	input	V <sub>LCD</sub> regulation input
LCDOUT	17 to 20	output	V <sub>LCD</sub> output
Supply pins			
'SS2[1]	21 to 30	supply	ground supply
'SS3[1]	31 to 34		
/SS1[1]	35 to 47		
/DD1	61 to 65	supply	supply voltage 1
DD2	66 to 73	supply	supply voltage 2
WROUT	81, 82	output	regulated voltage output; must be connected to PWRIN
WRIN	83 to 89	input	regulated voltage input; must be connected to PWROUT
est pins		<u> </u>	
1	48, 49	input	not accessible; must be connected to V <sub>SS1</sub>
2	50, 51		
4	52 to 54	output	not accessible; must be left open

# 100 x 18 Chip-On-Glass LCD dot matrix driver

Table 3. Pin description of PCA8539DUG ...continued

Symbol	Pin	Туре	Description						
T3	76 to 80	input	not accessible; must be connected	to PWROUT					
Oscillator, s	ynchronization	, and reset pins		nerwise specified.					
OSC[2]	55, 56	input	clock (internal/external) selector						
PD	74, 75	input	power-down mode select						
			<ul> <li>for normal operation, pin PD n</li> </ul>	nust be LOW					
			<ul> <li>for power-down mode, pin PD</li> </ul>	must be HIGH					
CLK	92 to 94	input/output	internal oscillator output, external o	internal oscillator output, external oscillator input					
RST	95, 96	input	active LOW reset input						
Bus-related	pins								
			SPI-bus	I <sup>2</sup> C-bus					
SA0	57, 58	input	unused;	slave address selector;					
			<ul> <li>connect to V<sub>SS1</sub></li> </ul>	<ul> <li>connect to V<sub>SS1</sub> for logic 0</li> </ul>					
				<ul> <li>connect to V<sub>DD1</sub> for logic 1</li> </ul>					
IFS	59, 60	input	interface selector input	interface selector input					
=			• connect to V <sub>SS1</sub>	• connect to V <sub>DD1</sub>					
CE	90, 91	input	chip enable input (active LOW)	unused					
001/00 4141	071 00		201	• connect to V <sub>DD1</sub>					
SDI/SDAIN	97 to 99	input	SPI-bus data input	I <sup>2</sup> C-bus serial data input					
SDO	100, 101	output	SPI serial data output	unused					
001	1001 101	LOV.		must be left open					
SCL	102 to 104	input	serial clock input	serial clock input					
SDAOUT	105 to 109	output	unused	serial data output					
			<ul> <li>must be connected to V<sub>SS1</sub></li> </ul>						

<sup>[1]</sup> The substrate (rear side of the die) is at  $V_{SS1}$  potential and must not be connected.

If pin OSC is tied to V<sub>SS1</sub>, CLK is the output pin of the internal oscillator. If pin OSC is tied to V<sub>DD1</sub>, CLK is the input pin for the external oscillator.

# 100 x 18 Chip-On-Glass LCD dot matrix driver

# 8. Functional description

# 8.1 Commands of PCA8539

The commands defined in Table 5 control the PCA8539.

The sequence to execute a command is like shown in Table 4:

Table 4. Command execution sequence

Bus	Byte 1	Byte 2	Byte 3
I <sup>2</sup> C	slave address[1] + R/W[2]	CO + RS[1:0][3]	command
SPI	R/W <sup>[2]</sup> + subaddress <sup>[4]</sup>	CO + RS[1:0][3]	command

- [1] More about the slave address, see Section 9.2.7.
- [2] See Section 9.2.7 and Section 9.3.1.
- [3] See Section 9.1.
- [4] More about the subaddress, see Section 9.3.1.

**Remark:** Any other combinations of operation code bits that are not mentioned in this document can lead to undesired operation modes of PCA8539.

Table 5. Commands of PCA8539

Bit positions labeled as - are not implemented have to be always written with 0.

Command name	R/W	Com	mand t	Bits								Reference
		RS[1	:0]	7	6	5	4	3	2	1	0	
General control con	nmand	ls										
Initialize	0	0	0	0	0	0	0	0	0	0	1	Section 8.1.1.1
Clear_reset_flag	0	0	0	0	0	0	1	1	1	1	1	Section 8.1.1.2
OTP_refresh	0	0	0	0	0	0	0	0	0	1	0	Section 8.1.1.3
Clock_out_ctrl	0	0	0	0	0	1	0	0	0	0	COE	Section 8.1.1.4
Read_reg_select	0	0	0	0	0	0	0	0	1	XC	SO	Section 8.1.1.5
Read_status_reg	1	0	0	TD[7:0]	]							Section 8.1.1.6
				CS[7:0	]							
				Status_	Registe	er_1 to S	status_Re	egister_	9			
Graphic_mode_cfg	0	0	0	0	1	0	1	0	GMX	-	-	Section 8.1.1.7
Sel_mem_bank	0	0	0	0	0	0	1	0	SMB[2	::0]		Section 8.1.1.8
Set_mem_addr	0	0	0	1	ADD[6	:0]						Section 8.1.1.9
Read_data	1	0	1	RD[7:0	]							Section 8.1.1.10
				0	0	0	RD[4:0	)]				
Write_data	0	0	1	WD[7:0	)]							Section 8.1.1.11
				0	0 0 WD[4:0]							
Display control com	mand	S										
Entry_mode_set	0	1	0	0	0	1	0	1	0	I_D	-	Section 8.1.2.1
Inversion_mode	0	1	0	0	1	0	0	0	INV[2:0	0]		Section 8.1.2.2
Frame_frequency	0	1	0	1	0	0	FF[4:0]	]				Section 8.1.2.3
Display_control	0	1	0	0	0	1	0	0	D	-	-	Section 8.1.2.4

### 100 x 18 Chip-On-Glass LCD dot matrix driver

Table 5. Commands of PCA8539 ...continued

NXP Semicond	lucto	rs								ORACY.	P	PCA8539
Table 5. Commar Bit positions labeled a					•	e always			Chip-O	n-Glas	s LCD	dot matrix driver
Command name	R/W	Com	mand	Bits								Reference
		RS[1		7	6	5	4	3	2	1	0	
Display_config	0	1	0	0	0	0	0	0	1	Р	-	Section 8.1.2.5
Charge pump and L	_CD bia	as cor	itrol co	ommai	nds	<u> </u>			<u> </u>	-		
Charge_pump_ctrl	0	1	1	1	0	0	0	0	CPE	CPC[	1:0]	Section 8.1.3.1
Set_VLCD	0	1	1	1	0	1	VLCE	0[8:4]				Section 8.1.3.2
	0	1	1	1	0	0	1	VLCE	[3:0]			
Temperature compo	ensatio	n con	trol co	mmar	nds	'	1	'				<del></del>
Temperature_ctrl	0	1	1	0	0	0	0	0	TCE	TMF	TME	Section 8.1.4.1
TC_slope	0	1	1	0	0	0	0	1	TSA[2	0]	'	Section 8.1.4.2
	0	1	1	0	0	0	1	0	TSB[2	:0]		
	0	1	1	0	0	0	1	1	TSC[2	:0]		
	0	1	1	0	0	1	0	0	TSD[2	:0]		

#### 8.1.1 General control commands

#### 8.1.1.1 Command: Initialize

This command generates a chip-wide reset by setting all command registers to their default values. It must be sent to the PCA8539 after power-on. For further information, see Section 8.2.1 on page 22.

Table 6. Initialize - Initialize command bit description

Bit	Symbol	Value	Description
-	R/W	0	fixed value
	RS[1:0]	00	fixed value
7 to 0	-	00000001	initialize

#### Command: Clear\_reset\_flag

The Clear reset flag command clears the reset flag CRF, see Table 11 on page 11.

Clear reset flag - Clear reset flag command bit description

Bit	Symbol	Value	Description
-	$R/\overline{W}$	0	fixed value
-	RS[1:0]	00	fixed value
7 to 0	-	00011111	clear reset status flag

#### 8.1.1.3 Command: OTP refresh

In order to achieve the specified accuracy of the V<sub>LCD</sub>, the frame frequency, and the temperature measurement, each IC is calibrated during production. These calibration values are stored in One Time Programmable (OTP) cells. Their content is loaded into the associated registers every time when the Initialize command or the OTP refresh command is sent. This command takes approximately 10 ms to finish.

#### 100 x 18 Chip-On-Glass LCD dot matrix driver

OTP refresh - OTP refresh command bit description Table 8.

Table 8	OTP refres	h - OTP_refresh comn	nand hit description
Bit	Symbol	Value	Description
-	$R/\overline{W}$	0	fixed value
-	RS[1:0]	00	fixed value
7 to 0	-	00000010	refresh register settings from OTP

### 8.1.1.4 Command: Clock\_out\_ctrl

When pin CLK is configured as an output pin, the Clock out ctrl command enables or disables the clock output on pin CLK.

Table 9. Clock\_out\_ctrl - CLK pin input/output switch command bit description

Bit	Symbol	Value	Description
-	$R/\overline{W}$	0	fixed value
-	RS[1:0]	00	fixed value
7 to 1	-	0010000	fixed value
0	COE		CLK pin setting
		0[1]	clock signal not available on pin CLK; pin CLK is in 3-state
		1	clock signal available on pin CLK

<sup>[1]</sup> Default value.

For lower power consumption, the clock is only active when display (see Table 21), charge pump (see Table 23), or temperature measurement (see Table 25) is enabled.

### 8.1.1.5 Command: Read\_reg\_select

The Read reg select command allows choosing to read out the temperature or the status registers Checksum to Status Register 9 of the device (see Table 11).

Table 10. Read\_reg\_select - select registers for readout command bit description

Bit	Symbol	Value	Description				
-	R/W	0	fixed value				
-	RS[1:0]	00	fixed value				
7 to 2	-	000001	fixed value				
1	XC	checksum mode setting					
		0[1]	XOR checksum				
		1	CRC-8 checksum				
0	SO		readout select				
		0[1]	temperature				
		1	status registers				

<sup>[1]</sup> Default value.

#### 8.1.1.6 Command: Read\_status\_reg

With the Read\_status\_reg command the temperature, checksum, and the status registers can be read out. The behavior of the Read\_status\_reg command is controlled by the SO bit of the Read reg select command (see Table 10).

# 100 x 18 Chip-On-Glass LCD dot matrix driver

Table 11. Read status reg - readout register command bit description

ors			PCA8539
		100	x 18 Chip-On-Glass LCD dot matrix drive
			ORAL OR
able 1	1. Read status	s reg - readout register	command bit description
Bit	Symbol	Value	Description
	R/W	1	fixed value
	RS[1:0]	00	fixed value
empe	erature readout if	f SO = 0 (see <u>Table 10</u> )	
to 0	TD[7:0]	00000000 to 11111111[1]	PCA8539  x 18 Chip-On-Glass LCD dot matrix drive  command bit description  Description  fixed value  fixed value  temperature readout
tatus	readout if SO =	1 (see <u>Table 10</u> )	
heck	sum		
to 0	CS[7:0]	0000 0000 11 to	checksum result from RAM writing with checksum mode set by bit XC (see Table 10)
status_	_Register_1		
	-	0	fixed value
	GMX		multiplex drive mode setting status
, 4	-	00	fixed value
	I_D	see Table 17	address stepping select status
to 0	-	000	fixed value
status_	_Register_2		
to 5	INV[2:0]	see <u>Table 18</u>	inversion mode setting status
to 0	FF[4:0]	see Table 20	frame frequency setting status
status_	_Register_3		
	D	see <u>Table 21</u>	display setting status
to 2	-0	00000	fixed value
	Р	see Table 22	display segment setting status
	-	0	fixed value
status_	_Register_4		
to 5	_	000	fixed value
	CPE	see Table 23	charge pump setting status
	-	0	fixed value
, 1	CPC[1:0]	see <u>Table 23</u>	charge pump voltage multiplier setting status
	VLCD8	see Table 24	V <sub>LCD</sub> values setting
status_	_Register_5		
to 0	VLCD[7:0]	see Table 24	V <sub>LCD</sub> values setting
status_	_Register_6		
	TCE	see Table 25	temperature compensation setting status
	TMF		temperature measurement filter setting status
to 3	TSA[2:0]	see <u>Table 26</u>	temperature compensation slope A setting status
to 0	TSB[2:0]		temperature compensation slope B setting status
status_	_Register_7		
	TME	see Table 25	temperature measurement setting status

# 100 x 18 Chip-On-Glass LCD dot matrix driver

Table 11. Read status reg - readout register command bit description ...continued

		100	x 18 Chip-On-Glass LCD dot matrix driver
			PRAIN PRAIN PRAIN PRAIN PRAIN
Table 1	1. Read_status	s_reg - readout registe	r command bit descriptioncontinued
Bit	Symbol	Value	Description
6 to 4	TSC[2:0]	see Table 26	temperature compensation slope C setting status
3 to 1	TSD[2:0]		temperature compensation slope D setting status
0	-	0	fixed value
Status_	Register_8		
7 to 0	-	00000000	fixed value
Status_	Register_9		
7 to 3	-	00000	fixed value
2	QPR		charge pump charge status
		0	charge pump has not reached programmed value
		1	charge pump has reached programmed value
1	CRF	18	reset flag status the reset flag is set whenever a reset occurs; it should be cleared for reset monitoring (see Table 7)
		0	no reset has occurred since the reset flag register was cleared last time
	- 5	1[1]	reset has occurred since the reset flag register was cleared last time
0	COE	see <u>Table 9</u>	CLK pin setting status

<sup>[1]</sup> Start-up value.

### 8.1.1.7 Command: Graphic\_mode\_cfg

The Graphic\_mode\_cfg command allows setting the multiplex drive mode.

Table 12. Graphic\_mode\_cfg - graphic mode command bit description

Bit	Symbol	Value	Description
-	$R/\overline{W}$	0	fixed value
-	RS[1:0]	00	fixed value
7 to 3	-	01010	fixed value
2	GMX		multiplex drive mode setting
		0	1:18 multiplex drive mode
		1[1]	1:12 multiplex drive mode
1, 0	-	<u>[2]</u>	not implemented

<sup>[1]</sup> Default value.

<sup>[2]</sup> Not implemented, have to be always written with 0.

# 100 x 18 Chip-On-Glass LCD dot matrix driver

#### 8.1.1.8 Command: Sel\_mem\_bank

The Sel\_mem\_bank command determines which RAM to access.

Table 13. Sel\_mem\_bank - RAM access configuration command

Bit	Symbol	Value	Description
-	R/W	0	fixed value
-	RS[1:0]	00	fixed value
7 to 3	-	00010	fixed value
2 to 0	SMB[2:0]		RAM access select
		000[1]	general-purpose RAM 1 is selected
		001	display data RAM bank 1 is selected
		010	display data RAM bank 2 is selected
		011	display data RAM bank 3 is selected
		100	general-purpose RAM 2 is selected
		101 to 111	not implemented

<sup>[1]</sup> Default value.

#### 8.1.1.9 Command: Set\_mem\_addr

The Set\_mem\_addr command allows setting the RAM address in the address counter to access. The Sel\_mem\_bank command (see <u>Section 8.1.1.8</u>) determines whether to access the display RAM or the general-purpose RAM.

Table 14. Set mem addr - memory address command bit description

Bit	Symbol	Value	Description
-	R/W	0	fixed value
-	RS[1:0]	00	fixed value
7	-	1	fixed value
6 to 0	ADD[6:0]	0000000[1] to 1111111	RAM address

<sup>[1]</sup> Default value.

#### 8.1.1.10 Command: Read\_data

The Read\_data command reads binary 8-bit data from the display RAM or general-purpose RAM.

Table 15. Read\_data - data read bit description

Bit	Symbol	Value	Description	
-	R/W	1	fixed value	
-	RS[1:0]	01	fixed value	
General-purpose RAM 1				
7 to 0	RD[7:0]	00000000 to 11111111	read data from general-purpose RAM 1	
Display	RAM bank 1 to 3, gene	eral-purpose RA	AM 2	
7 to 5	-	000	fixed value	
4 to 0	RD[4:0]	0 0 0 0 to 1 1 1 1 1 1	read data from display RAM bank 1 to 3 and general-purpose RAM 2	

#### 100 x 18 Chip-On-Glass LCD dot matrix driver

The Sel\_mem\_bank command (see <u>Section 8.1.1.8</u>) determines whether to read from the display RAM or general-purpose RAM. After reading, the address counter automatically increments or decrements by 1 in accordance with the setting of bit I\_D of the Entry\_mode\_set command (see <u>Section 8.1.2.1</u>).

Only bit 4 to bit 0 of the display RAM or the general-purpose RAM 2 data are valid. Bit 7 to bit 5 are set logic 0.

#### 8.1.1.11 Command: Write\_data

The Write\_data command writes binary 8-bit data to the display RAM or general-purpose RAM.

Table 16. Write\_data - data write bit description

Bit	Symbol	Value	Description
-	$R/\overline{W}$	0	fixed value
-	RS[1:0]	01	fixed value
Genera	Il-purpose RAM 1		
7 to 0	WD[7:0]	00000000 to 11111111	write data to general-purpose RAM 1
display	RAM bank 1 to 3, gene	eral-purpose RA	AM 2
7 to 5	-	000	not implemented
4 to 0	WD[4:0]	00000 to 11111	write data to the display RAM bank 1 to 3 and general-purpose RAM 2

The Sel\_mem\_bank command (see <u>Section 8.1.1.8</u>) determines whether to write data into the display RAM or general-purpose RAM. After writing, the address counter automatically increments or decrements by 1 in accordance with the setting of bit I\_D of the Entry\_mode\_set command (see <u>Section 8.1.2.1</u>).

Only bit 4 to bit 0 of the display RAM or the general-purpose RAM 2 data are valid. Bit 7 to bit 5 are not implemented and should always be logic 0.

### 100 x 18 Chip-On-Glass LCD dot matrix driver

#### 8.1.2 Display control commands

#### 8.1.2.1 Command: Entry\_mode\_set

The Entry\_mode\_set command sets the address stepping.

Table 17. Entry mode set - entry mode bit description

Bit	Symbol	Value	Description
-	$R/\overline{W}$	0	fixed value
-	RS[1:0]	10	fixed value
7 to 2	-	001010	fixed value
1	I_D		address stepping select
		0	display RAM or general-purpose RAM address decrements by 1
		1[1]	display RAM or general-purpose RAM address increments by 1
0	-	_[2]	not implemented

<sup>[1]</sup> Default value.

**Bit I\_D:** When bit I\_D = 1, the display RAM or general-purpose RAM address increments by 1 when data is written into or read from the display RAM or general-purpose RAM.

When bit  $I_D = 0$  the display RAM or general-purpose RAM address decrements by 1 when data is written into or read from the display RAM or general-purpose RAM.

### 8.1.2.2 Command: Inversion\_mode

The Inversion mode command allows changing the drive scheme inversion mode.

The waveforms used to drive LC displays (see <u>Figure 24</u> and <u>Figure 25</u>) inherently produce a DC voltage across the display cell. The PCA8539 compensates for the DC voltage by inverting the waveforms on alternate frames or alternate lines. The choice of the compensation method is determined with INV[2:0] in <u>Table 18</u>.

 Table 18. Inversion\_mode - inversion mode command bit description

Bit	Symbol	Value	Description
-	R/W	0	fixed value
-	RS[1:0]	10	fixed value
7 to 3	-	01000	fixed value
2 to 0	INV[2:0]		inversion mode setting
		000[1]	frame inversion mode
		001	1-line inversion mode
		010	2-line inversion mode
		011	3-line inversion mode
		100	4-line inversion mode
		101	5-line inversion mode
		110	6-line inversion mode
		111	7-line inversion mode

<sup>[1]</sup> Default value.

<sup>[2]</sup> Not implemented, have to be always written with 0.

#### 100 x 18 Chip-On-Glass LCD dot matrix driver

**Line inversion mode (driving scheme A):** In line inversion mode, the DC value is compensated every n<sup>th</sup> line. Changing the inversion mode to line inversion mode reduces the possibility for flickering but increases the power consumption.

**Frame inversion mode (driving scheme B):** In frame inversion mode, the DC value is compensated across two frames and not within one frame. Changing the inversion mode to frame inversion reduces the power consumption, therefore it is useful when power consumption is a key point in the application.

Frame inversion may not be suitable for all applications. The RMS voltage across a segment is better defined, however since the switching frequency is reduced there is the possibility for flicker to occur.

#### 8.1.2.3 Command: Frame\_frequency

With this command, the clock and frame frequency can be programmed when using the internal clock.

Table 19. Frame-frequency - frame frequency select command bit description

Bit	Symbol	Value	Description
-	$R/\overline{W}$	0	fixed value
-	RS[1:0]	10	fixed value
7 to 5	-	100	fixed value
4 to 0	FF[4:0]	see Table 20	frame frequency setting

The duty cycle depends on the frequency chosen (see Table 20).

The Frame\_frequency command allows configuring the frame frequency and the clock frequency. The default frame frequency of 80 Hz is factory calibrated.

# 100 x 18 Chip-On-Glass LCD dot matrix driver

Table 20. Clock and frame frequency values

tors		4	PCA8539  n-Glass LCD dot matrix driver
Table 20.	Clock and frame freque	ency values	Typical duty cycle (%)
	definition: % HIGH-level ti		
FF[4:0]	Frame frequency (Hz)	Clock frequency (Hz)	Typical duty cycle (%)
00000	45	36000	50 : 50
00001	50	39724	50 : 50 44 : 56 38 : 62
00010	55	44308	
00011	60	48000	33:67
00100	65	52364	27:73
00101	70	54857	23:77
00110	75	60632	15:85
00111111	80	64000	11:89
01000	85	67765	5:95
01001	90	72000	50 : 50
01010	95	76800	46 : 54
01011	100	82286	42 : 58
01100	110	88615	38:62
01101	120	96000 104727	33:67
01110	130 145		27 : 73
01111	160	115200	20 : 80 11 : 89
10000	180	128000 144000	50 : 50
10010	210	164571	42 : 58
10011	240	192000	33:67
10100 10101 to	290	230400	20:80
10101 to	300	288000	50 : 50

<sup>[1]</sup> Default value.

### 8.1.2.4 Command: Display\_control

With the Display\_control command, the display can be switched on or off.

Table 21. Display\_control - Display control bit description

Bit	Symbol	Value	Description
-	$R/\overline{W}$	0	fixed value
-	RS[1:0]	10	fixed value
7 to 3	-	00100	fixed value
2	D		display setting
		0[1]	display is off
		1	display is on
1, 0	-	[2]	not implemented

<sup>[1]</sup> Default value.

<sup>[2]</sup> Not implemented, have to be always written with 0.

# 100 x 18 Chip-On-Glass LCD dot matrix driver

#### 8.1.2.5 Command: Display\_config

The Display\_config command allows setting how the data is displayed.

Table 22. Display\_config - display configuration bit description

			The second secon
Bit	Symbol	Value	Description
-	R/W	0	fixed value
-	RS[1:0]	10	fixed value
7 to 2	-	000001	fixed value
1	Р	display segment setting	
		0[1]	segment data: left to right;
			segment data is displayed from segment 0 to segment 99
		1	segment data: right to left;
			segment data is displayed from segment 99 to segment 0
0	-	_[2]	fixed value

<sup>[1]</sup> Default value.

Bit P: The P bit is used to flip the display left to right by mirroring the segment data.

Bit P = 0:

ABCDEFGHIJKLMNOPQRST UVWXYZABCDEFGHIJKLMN

Bit P = 1:

ABCDEFGHIJKLMNOPQRST UVWXYZABCDEFGHIJKLMN

aaa-007195

Fig 3. Illustration of the display configuration bit P

<sup>[2]</sup> Not implemented, have to be always written with 0.

# 100 x 18 Chip-On-Glass LCD dot matrix driver

### 8.1.3 Charge pump and LCD bias control commands

#### 8.1.3.1 Command: Charge\_pump\_ctrl

The Charge\_pump\_ctrl command enables or disables the internal V<sub>LCD</sub> generation and controls the charge pump voltage multiplier setting.

Table 23. Charge\_pump\_ctrl - charge pump control command bit description

D:4	0	D!	Description
Bit	Symbol	Binary value	Description
-	$R/\overline{W}$	0	fixed value
-	RS[1:0]	11	fixed value
7 to 4	-	10000	fixed value
3	CPE	charge pump setting	
		<u>0[1]</u>	charge pump disabled; no internal V <sub>LCD</sub> generation; external supply of V <sub>LCD</sub>
		1	charge pump enabled
2 to 0	CPC[2:0]		charge pump voltage multiplier setting
		00[1]	$V_{LCD} = 2 \times V_{DD2}$
		01	$V_{LCD} = 3 \times V_{DD2}$
		10	$V_{LCD} = 4 \times V_{DD2}$
		11	$V_{LCD} = V_{DD2}$ (direct mode)

<sup>[1]</sup> Default value.

# 8.1.3.2 Command: Set\_VLCD

The Set\_VLCD command allows programming the  $V_{LCD}$  value. The generated  $V_{LCD}$  is independent of the power supply, allowing battery operation of the PCA8539.

Table 24. Set\_VLCD - Set-V<sub>LCD</sub> command bit description

Bit	Symbol	Value	Description			
The 5 M	The 5 MSB of VLCD					
-	$R/\overline{W}$	0	fixed value			
-	RS[1:0]	11	fixed value			
7 to 5	-	101	fixed value			
4 to 0	VLCD[8:4]	0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	V <sub>LCD</sub> value			
The 4 L	The 4 LSB of VLCD					
-	R/W	0	fixed value			
-	RS[1:0]	11	fixed value			
7 to 4	-	1001	fixed value			
3 to 0	VLCD[3:0]	0000 <sup>11</sup> to 1111	V <sub>LCD</sub> value			

<sup>[1]</sup> Default value.

# 100 x 18 Chip-On-Glass LCD dot matrix drive

### 8.1.4 Temperature compensation control commands

#### 8.1.4.1 Command: Temperature\_ctrl

The Temperature\_ctrl command enables or disables the temperature measurement block and the temperature compensation of V<sub>LCD</sub> (see Section 8.4.5).

Table 25. Temperature\_ctrl - temperature measurement control command bit description

Bit	Symbol	Value	Description
-	$R/\overline{W}$	0	fixed value
-	RS[1:0]	11	fixed value
7 to 3	-	00000	fixed value
2	TCE		temperature compensation setting
		0[1]	temperature compensation of V <sub>LCD</sub> disabled
		1	temperature compensation of V <sub>LCD</sub> enabled
1	TMF	temperature measurement filter setting	
		0[1]	digital temperature filter disabled[2]
		1	digital temperature filter enabled
0	TME		temperature measurement setting
		0[1]	temperature measurement disabled;
			no temperature readout possible
		1	temperature measurement enabled;
			temperature readout possible

<sup>[1]</sup> Default value.

<sup>[2]</sup> The unfiltered digital value of TD[7:0] is immediately available for the readout and  $V_{LCD}$  compensation.

# 100 x 18 Chip-On-Glass LCD dot matrix driver

### 8.1.4.2 Command: TC\_slope

The TC\_slope command allows setting the temperature coefficients of  $V_{\text{LCD}}$  corresponding to 4 temperature intervals.

Table 26. TC\_slope - V<sub>LCD</sub> temperature compensation slope command bit description

	Symbol	Value	Description
-	R/W	0	fixed value
-	RS[1:0]	11	fixed value
TC-slo	pe-A		
7 to 3	-	00001	fixed value
2 to 0	TSA[2:0]	000 <sup>[1]</sup> to 111	temperature factor A setting[2]
TC-slo	pe-B		
7 to 3	-	00010	fixed value
2 to 0	TSB[2:0]	000 <sup>[1]</sup> to 111	temperature factor B setting[2]
TC-slo	pe-C		
7 to 3	-	00011	fixed value
2 to 0	TSC[2:0]	000 <sup>11</sup> to 111	temperature factor C setting[길
TC-slo	pe-D		
7 to 3	-	00100	fixed value
2 to 0	TSD[2:0]	000 <sup>[1]</sup> to 111	temperature factor D setting[2]

<sup>[1]</sup> Default value.

<sup>[2]</sup> See Table 28 on page 37.

### 100 x 18 Chip-On-Glass LCD dot matrix driver

# 8.2 Start-up and shut-down

### 8.2.1 Initialization

The first command sent to the device after power-on or a reset by using the RST pin must be the Initialize command (see Section 8.1.1.1 on page 9).

The Initialize command resets the PCA8539 to the following starting conditions:

- 1. All backplane and segment driver outputs are set to V<sub>SS1</sub>.
- 2. Selected drive mode is 1:18 multiplex driving mode.
- 3. The address counter is cleared (set logic 0).
- 4. Temperature measurement is disabled.
- 5. Temperature filter is disabled.
- 6. The internal V<sub>LCD</sub> voltage generation is disabled. The charge pump is switched off.
- 7. The V<sub>LCD</sub> temperature compensation is disabled.
- 8. The display is disabled.

The reset state is as shown in Table 27.

Table 27. Reset state of PCA8539

Command name	Bits	Bits							
	7	6	5	4	3	2	1	0	
General control comma	ands	·	·				·		
Clock_out_ctrl	0	0	1	0	0	0	0	0	
Read_reg_select	0	0	0	0	0	1	0	0	
Graphic_mode_cfg	0	0	0	0	1	0	0	0	
Sel_mem_bank	0	0	0	1	0	0	0	0	
Set_mem_addr	1	0	0	0	0	0	0	0	
Display control comma	ınds								
Entry_mode_set	0	0	1	0	1	0	1	0	
Inversion_mode	0	1	0	0	0	0	0	0	
Frame_frequency	1	0	0	0	0	1	1	1	
Display_control	0	0	1	0	0	0	0	0	
Display_config	0	0	0	0	0	1	0	0	
Charge pump and LCD	bias cont	rol com	mands						
Charge_pump_ctrl	1	0	0	0	0	0	0	0	
Set_VLCD	1	0	1	0	0	0	0	0	
	1	0	0	1	0	0	0	0	
Temperature compensations	ation cont	rol com	mands						
Temperature_ctrl	0	0	0	0	0	0	0	0	
TC_slope	0	0	0	0	1	0	0	0	
	0	0	0	1	0	0	0	0	
	0	0	0	1	1	0	0	0	
	0	0	1	0	0	0	0	0	

# 100 x 18 Chip-On-Glass LCD dot matrix driver

#### Remarks:

- 1. Do not transfer data for at least 1 ms after a power-on.
- After power-on and before enabling the display, the display RAM content must be brought to a defined status by writing meaningful display content (for example, a graphic) otherwise unwanted display artifacts may appear on the display.

#### 8.2.2 Reset pin function

The reset pin (RST) of the PCA8539 resets all the registers to their default state. The reset state is given in <u>Table 27</u>. The RAM contents remain unchanged. After the reset signal is released, the Initialize command must be sent to complete the initialization of the chip.

#### 8.2.3 Power-down pin function

When connected to  $V_{DD1}$ , the internal circuits are switched off, leaving only 2  $\mu$ A (typical) as an overall current consumption. When connected to  $V_{SS1}$ , the PCA8539 runs or starts up to normal mode again. For the start-up and power-down sequences, see <u>Section 8.2.4</u> and <u>Section 8.2.5</u>.

# 8.2.4 Recommended start-up sequences

This section describes how to proceed with the initialization of the chip in different application modes.

# 100 x 18 Chip-On-Glass LCD dot matrix driver




Fig 4. Recommended start-up sequence when using the internal charge pump and the internal clock signal

When using the internal  $V_{LCD}$  generation, the display must not be enabled before the generation of  $V_{LCD}$  with the internal charge pump is completed. Otherwise unwanted display artifacts may appear on the display.





Fig 5. Recommended start-up sequence when using an externally supplied V<sub>LCD</sub> and the internal clock signal

# 100 x 18 Chip-On-Glass LCD dot matrix driver



- (1) Alternatively, the external clock signal can be applied after the generation of the  $V_{LCD}$  voltage.
- (2) The QPR flag (see <u>Table 11</u>) indicates if the programmed LCD voltage value was reached. The latency time depends on the external capacitor on the V<sub>LCD</sub> pins. For a capacitor of 100 nF a delay of 50 ms to 60 ms is expected.

Fig 6. Recommended start-up sequence when using the internal charge pump and an external clock signal





Fig 7. Recommended start-up sequence when using an externally supplied  $V_{\text{LCD}}$  and an external clock signal

# 100 x 18 Chip-On-Glass LCD dot matrix driver

#### 8.2.5 Recommended power-down sequences

With the following sequences, the PCA8539 can be set to a state of minimum power consumption, called power-down mode.




(1) If previously enabled.

**Remark:** When bits D (<u>Table 21 on page 17</u>), CPE (<u>Table 23 on page 19</u>), and TME (<u>Table 25 on page 20</u>) are logic 0, the internal clock signal is switched off.

Fig 8. Recommended power-down sequence for minimum power-down current when using the internal charge pump and the internal clock signal

# 100 x 18 Chip-On-Glass LCD dot matrix driver



The chip can be put into power-down mode by applying a HIGH-level to pin PD. In power-down mode, all static currents are switched off (no internal oscillator, no bias level generation and all LCD outputs are internally connected to V<sub>SS</sub>).

During power-down, information in the RAM and the chip state are not preserved. Instruction execution during power-down is not possible.

# 100 x 18 Chip-On-Glass LCD dot matrix driver





Fig 10. Recommended power-down sequence when using the internal charge pump and an external clock signal



#### Remarks:


It is necessary to run the power-down sequence before removing the supplies.
 Depending on the application, care must be taken that no other signals are present at the chip input or output pins when removing the supplies (refer to <u>Section 10 on page 59</u>). Otherwise this may cause unwanted display artifacts. Uncontrolled removal of supply voltages does not damage the PCA8539.

#### 100 x 18 Chip-On-Glass LCD dot matrix driver

- 2. Static voltages across the liquid crystal display can build up when the external LCD supply voltage ( $V_{LCD}$ ) is on while the IC supply voltage ( $V_{DD1}$  and  $V_{DD2}$ ) is off, or the other way round. This may cause unwanted display artifacts. To avoid such artifacts, external  $V_{LCD}$ ,  $V_{DD1}$ , and  $V_{DD2}$  must be applied or removed together.
- 3. A clock signal must always be supplied to the device when the device is active. Removing the clock may freeze the LCD in a DC state, which is not suitable for the liquid crystal. Disable the display first and then remove the clock signal afterwards.

# 8.3 Possible display configurations

The PCA8539 is a versatile peripheral device designed to interface between any microcontroller to a wide variety of LCD dot-matrix displays (see <u>Figure 12</u>).




The host microcontroller maintains the communication channel with the PCA8539. The only other connections required to complete the system are the power supplies (VDD1, VDD2 and VSS1 to VSS3), the  $V_{LCD}$  pins (VLCDOUT, VLCDSENSE, VLCDIN), the external capacitors, and the LCD panel selected for the application. The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally.


External capacitors of 100 nF minimum are required on each of the pins VDD1 and VDD2. VDD1 and VDD2 can be connected to the same power supply. In this case, a capacitor of 300 nF minimum is required.

VSS1 to VSS3 can be connected to the same ground supply.

The VLCD pins (VLCDOUT, VLCDSENSE, VLCDIN) can be connected, whether  $V_{LCD}$  is generated internally or supplied from external. An external capacitor of 300 nF minimum is recommended for VLCD. For high display loads, 1  $\mu$ F is suggested.

# 100 x 18 Chip-On-Glass LCD dot matrix driver





### 100 x 18 Chip-On-Glass LCD dot matrix driver

#### 8.4 LCD voltage

#### 8.4.1 $V_{ICD}$ pins

The PCA8539 has 3 V<sub>LCD</sub> pins:

**VLCDIN** — V<sub>I CD</sub> supply input

**VLCDOUT** — V<sub>LCD</sub> voltage output

**VLCDSENSE** — V<sub>LCD</sub> regulation circuitry input

The V<sub>LCD</sub> voltage can be generated on-chip or externally supplied.

### 8.4.2 External V<sub>LCD</sub> supply

When the external  $V_{LCD}$  supply is selected, the  $V_{LCD}$  voltage must be supplied to the pin VLCDIN. The pins VLCDOUT and VLCDSENSE can be left unconnected or alternatively connected to VLCDIN. The  $V_{LCD}$  voltage is available at the row and column drives of the device through the chosen bias system.

The internal charge pump must not be enabled, otherwise high internal currents may flow as well as high currents via pin VDD2 and pin VLCDOUT. No internal temperature compensation occurs on the externally supplied  $V_{LCD}$  even if bit TCE is set logic 1 (see Section 8.1.4.1). Also programming VLCD[8:0] has no effect on the externally supplied  $V_{LCD}$ .

# 8.4.3 Internal V<sub>LCD</sub> generation


When the internal  $V_{LCD}$  generation is selected, the  $V_{LCD}$  voltage is available on pin VLCDOUT. The pins VLCDIN and VLCDSENSE must be connected to the pin VLCDOUT.

The Charge\_pump\_ctrl command (see <u>Table 23 on page 19</u>) controls the charge pump. It can be enabled with the CPE bit. The multiplier setting can be configured with the CPC[1:0] bits. The charge pump can generate a  $V_{LCD}$  up to  $4 \times V_{DD2}$ .

### 8.4.3.1 V<sub>LCD</sub> programming

 $V_{LCD}$  can be programmed with the bit-field VLCD[8:0]. The final value of  $V_{LCD}$  is a combination of the programmed VLCD[8:0] value and in addition the output of the temperature compensation block. The system is exemplified in <u>Figure 15</u>.

# 100 x 18 Chip-On-Glass LCD dot matrix driver



Equation 1 to Equation 3 exemplify the V<sub>LCD</sub> generation with temperature compensation.

$$V_{prog(LCD)} = VLCD \times 0.03 \ V + 4 \ V \tag{1}$$


$$V_{offset(LCD)} = VT \times 0.03 \ V \tag{2}$$

$$V_{LCD} = V_{prog(LCD)} + V_{offset(LCD)} = VLCD \times 0.03 V + 4 V + VT \times 0.03 V$$
 (3)

- 1. VLCD is the decimal value of the programmed VLCD factor (VLCD[8:0]).
- 2. VT is the binary value of the programmed temperature compensating factor (VT[8:0]) of the temperature compensation block. The temperature compensation block provides the value which is a two's complement with the value of 0h at 20 °C.

Figure 16 shows how the V<sub>LCD</sub> changes with the programmed value of VLCD[8:0].

# 100 x 18 Chip-On-Glass LCD dot matrix driver




#### Remarks:

- 1. VLCD[8:0] has to be set to such a value that the resultant V<sub>LCD</sub>, including the temperature compensation, is higher than V<sub>DD2</sub>.
- The programmable range of VLCD[8:0] is from 0h to 1FFh. This would allow achieving a V<sub>LCD</sub> of higher voltages but the PCA8539 has a built-in automatic limitation set to 16 V.

# 8.4.4 V<sub>LCD</sub> drive capability

Figure 17 to Figure 19 illustrate the drive capability of the internal charge pump for various conditions.  $V_{LCD}$  is internally limited to 16 V.

# 100 x 18 Chip-On-Glass LCD dot matrix driver




Conditions:  $V_{DD2}$  = 2.5 V;  $V_{LCD}$  = 8 V;  $T_{amb}$  = 25 °C;  $R_{ITO(VSS2)}$ ,  $R_{ITO(VDD2)}$ ,  $R_{ITO(VLCDOUT)}$  = 50  $\Omega$ .

- (1)  $V_{LCD} = 2 \times V_{DD2}$ .
- (2)  $V_{LCD} = 3 \times V_{DD2}$ .
- (3)  $V_{LCD} = 4 \times V_{DD2}$ .

 $I_{load}$  is the overall current sink of the column and row outputs depending on the display, plus the on-chip  $V_{LCD}$  current consumption.

Fig 17.  $V_{LCD}$  with respect to  $I_{load}$  at  $V_{DD2} = 2.5 \text{ V}$ 



Conditions:  $V_{DD2}$  = 5 V;  $V_{LCD}$  = 8 V;  $T_{amb}$  = 25 °C;  $R_{ITO(VSS2)}$ ,  $R_{ITO(VDD2)}$ ,  $R_{ITO(VLCDOUT)}$  = 50  $\Omega$ .


- (1)  $V_{LCD} = 2 \times V_{DD2}$ .
- (2)  $V_{LCD} = 3 \times V_{DD2}$ .
- (3)  $V_{LCD} = 4 \times V_{DD2}$ .

 $I_{\text{load}}$  is the overall current sink of the column and row outputs depending on the display, plus the on-chip  $V_{\text{LCD}}$  current consumption.

Fig 18.  $V_{LCD}$  with respect to  $I_{load}$  at  $V_{DD2} = 5 \text{ V}$ 

### 100 x 18 Chip-On-Glass LCD dot matrix driver

PRAKT DRAKT D



Conditions:  $V_{DD2}$  = 5 V;  $V_{LCD}$  = 16 V;  $T_{amb}$  = 25 °C;  $R_{ITO(VSS2)}$ ,  $R_{ITO(VDD2)}$ ,  $R_{ITO(VLCDOUT)}$  = 50  $\Omega$ .

- (1)  $V_{LCD} = 2 \times V_{DD2}$ .
- (2)  $V_{LCD} = 3 \times V_{DD2}$ .
- (3)  $V_{LCD} = 4 \times V_{DD2}$ .

 $I_{load}$  is the overall current sink of the column and row outputs depending on the display, plus the on-chip  $V_{LCD}$  current consumption.

Fig 19.  $V_{LCD}$  with respect to  $I_{load}$  at  $V_{DD2} = 5 \text{ V}$ 

#### 8.4.5 Temperature measurement and temperature compensation of V<sub>I CD</sub>

#### 8.4.5.1 Temperature readout


The PCA8539 has a built-in temperature sensor which provides an 8-bit digital value (TD[7:0]) of the ambient temperature. This value can be read by command (see Section 8.1.1.5 on page 10). The actual temperature is determined from TD[7:0] using Equation 4.

$$T(^{\circ}C) = 0.6275 \times TD - 40 \tag{4}$$


TD[7:0] = FFh means that no temperature readout is available or was performed. FFh is the default value after initialization. The measurement needs about 8 ms to complete. It is repeated periodically every second as long as bit TME is set logic 1 (see <u>Table 25 on page 20</u>).

Due to the nature of a temperature sensor, oscillations may occur. To avoid this, a filter has been implemented in PCA8539. A control bit, TMF, is implemented to enable or disable the digital temperature filter (see <u>Table 25 on page 20</u>). The system is exemplified in Figure 20.

### 100 x 18 Chip-On-Glass LCD dot matrix driver



The digital temperature filter introduces a certain delay in the measurement of the temperature. This behavior is illustrated in Figure 21.




#### 8.4.5.2 Temperature adjustment of the V<sub>I CD</sub>

Due to the temperature dependency of the liquid crystal viscosity, the LCD supply voltage may have to be adjusted at different temperatures to maintain optimal contrast. The temperature characteristics of the liquid are provided by the LCD manufacturer. The slope has to be set to compensate for the liquid behavior. Internal temperature compensation can be enabled via bit TCE (see <u>Table 25 on page 20</u>).

The ambient temperature range is split up into 4 regions (see <u>Figure 22</u>) and to each a different temperature coefficient can be applied.

## 100 x 18 Chip-On-Glass LCD dot matrix driver



The temperature coefficients can be selected from a choice of eight different slopes. Each one of theses coefficients is independently selected via the TC\_slope command (see Section 8.1.4.2 on page 21).

Table 28. Temperature coefficients

TSA[2:0] to TSD[2:0] value	Slope factor (mV/°C)	Temperature factor TSA to TSD[1]
000[2]	0	0.000
001	-6	-0.125
010	-12	-0.250
011	-24	-0.500
100	-60	-1.250
101	+6	+0.125
110	+12	+0.250
111	+24	+0.500

<sup>[1]</sup> The relationship between the temperature coefficients TSA to TSD and the slope factor is derived from Equation 5. where LSB of VLCD[8:0] ≡ 30 mV.

$$TSn = \frac{0.6275(^{\circ}C)}{30 (mV)} \times slope factor (mV/^{\circ}C)$$
(5)

The value of the temperature compensated factor VT[8:0] is calculated according to Table 29.

<sup>[2]</sup> Default value.

Table 29. Calculation of the temperature compensating factor VT

etors	100 x 18	PCA8539  Chip-On-Glass LCD dot matrix driver
	f the temperature compensor	sating factor VT
<i>T</i> ≤ −40 ° <i>C</i>	0	$VT = -48 \times TSB - 48 \times TSA$
$-40^{\circ}C < T \le -10^{\circ}C$	0 to 48	$VT = -48 \times TSB - (48 - TD[7:0]) \times TSA$
-10 °C < T ≤ 20 °C	49 to 96	$VT = -(96 - TD[7:0]) \times TSB$
20 °C < T ≤ 50 °C	97 to 143	$VT = (TD[7:0] - 96) \times TSC$
50 °C < T < 105 °C	144 to 230	$VT = 47 \times TSC + (TD[7:0] - 143) \times TSD$
$105  ^{\circ}C \leq T^{\boxed{11}}$	231	$VT = 47 \times TSC + 88 \times TSD$

<sup>[1]</sup> No temperature compensation is possible above 105 °C. Above this value, the system maintains the compensation value from 105 °C.

#### 8.4.5.3 Example calculation of V<sub>offset(LCD)</sub>

Assumed that  $T_{amb} = -8 \, ^{\circ}C$ 

- 1. Choose a temperature factor from Table 28, for example TSB[2:0] = 001, which gives a temperature factor of -0.125.
- 2. Calculate the decimal value of TD[7:0] with Equation 4:

$$TD = \frac{-8 + 40}{0.6275} \approx 51$$
.

3. Calculate the temperature compensating factor VT with the appropriate equation from Table 29:

$$VT = -(96-51) \times -0.125 = 5.625$$
.

4. Calculate Voffset(LCD) with Equation 2:

$$V_{offset(LCD)} = 5.625 \times 0.03 \ V = 0.169 \ V.$$

#### 8.4.6 LCD bias voltage generator

The intermediate bias voltages for the LCD are generated on-chip. This removes the need for an external resistive bias chain and significantly reduces the system current consumption. The optimum value of V<sub>LCD</sub> depends on the multiplex rate, the LCD threshold voltage (V<sub>th</sub>) and the number of bias levels.

The intermediate bias levels for the different multiplex rates are shown in Table 30. These bias levels are automatically set to the given values when switching to the corresponding multiplex rate.

Table 30. Bias levels as a function of multiplex rate

Multiplex	LCD bias	Bias volt	tages				
rate	configuration	V <sub>1</sub>	V <sub>2</sub>	V <sub>3</sub>	V <sub>4</sub>	V <sub>5</sub>	V <sub>6</sub>
1:18	1/4	$V_{LCD}$	$\frac{3}{4}V_{LCD}$	$\frac{1}{2}V_{LCD}$	$\frac{1}{2}V_{LCD}$	$\frac{1}{4}V_{LCD}$	$V_{SS}$
1:12	1/4	$V_{LCD}$	$\frac{3}{4}V_{LCD}$	$\frac{1}{2}V_{LCD}$	$\frac{1}{2}V_{LCD}$	$\frac{1}{4}V_{LCD}$	$V_{SS}$

The RMS on-state voltage (Von(RMS)) for the LCD is calculated with Equation 6 and the RMS off-state voltage (V<sub>off(RMS)</sub>) with Equation 7:

# CAb dot matrix drives (6) 100 x 18 Chip-On-Glass LCD dot matrix driver

$$V_{on(RMS)} = V_{LCD} \sqrt{\frac{a^2 + 2a + n}{n \times (1 + a)^2}}$$

$$V_{off(RMS)} = V_{LCD} \sqrt{\frac{a^2 - 2a + n}{n \times (1 + a)^2}}$$

where the values of a are

$$a = 3$$
 for  $\frac{1}{4}$  bias

and the values for n are

n = 12 for 1:12 multiplex rate

n = 18 for 1:18 multiplex rate.

Discrimination (D) is the ratio of  $V_{on(RMS)}$  to  $V_{off(RMS)}$  and is determined from Equation 8. Discrimination is a term which is defined as the ratio of the on and off RMS voltage across a segment. It can be thought of as a measurement of contrast.

$$D = \frac{V_{on(RMS)}}{V_{off(RMS)}} = \sqrt{\frac{(a+1)^2 + (n-1)}{(a-1)^2 + (n-1)}}$$
(8)

#### Remark:

- Row and column outputs comprise a series resistance R<sub>o</sub> (see Table 38).
- V<sub>LCD</sub> is sometimes referred as the LCD operating voltage.

#### 8.4.6.1 **Electro-optical performance**

Suitable values for V<sub>on(RMS)</sub> and V<sub>off(RMS)</sub> are dependent on the LCD liquid used. The RMS voltage, at which a pixel is switched on or off, determines the transmissibility of the pixel.

For any given liquid, there are two threshold values defined. One point is at 10 % relative transmission (at V<sub>th(off)</sub>) and the other at 90 % relative transmission (at V<sub>th(on)</sub>), see Figure 23. For a good contrast performance, the following rules should be followed:

$$V_{on(RMS)} \ge V_{th(on)} \tag{9}$$


$$V_{off(RMS)} \le V_{th(off)} \tag{10}$$

V<sub>on(RMS)</sub> and V<sub>off(RMS)</sub> are properties of the display driver and are affected by the selection of a (see Equation 6), n (see Equation 8), and the V<sub>LCD</sub> voltage.

V<sub>th(off)</sub> and V<sub>th(on)</sub> are properties of the LCD liquid and can be provided by the module manufacturer. V<sub>th(off)</sub> is sometimes named V<sub>th</sub>. V<sub>th(on)</sub> is sometimes named saturation voltage V<sub>sat</sub>.

It is important to match the module properties to those of the driver in order to achieve optimum performance.


## 100 x 18 Chip-On-Glass LCD dot matrix driver




#### 8.4.7 LCD drive mode waveforms

The PCA8539 contains 18 backplane and 100 segment drivers, which drive the appropriate LCD bias voltages in sequence to the display and in accordance with the data to be displayed. Unused outputs should be left open.

The bias voltages and the timing are automatically selected when the number of lines in the display is selected. Figure 24 and Figure 25 show typical waveforms.






100 x 18 Chip-On-Glass LCD dot matrix driver

## 8.5 Display RAM and general-purpose RAM

The PCA8539 has a display RAM and two general-purpose RAM. The RAM access is exemplified in Figure 26.




#### 8.5.1 Checksum


In order to detect transmission failures for RAM content transfers, the PCA8539 has a checksum calculator providing an XOR or CRC-8 checksum. The checksum calculator can be configured with bit XC of the Read\_reg\_select command (see <a href="Section 8.1.1.5">Section 8.1.1.5</a>). The checksum result can be read out with the Read\_status\_reg command (see <a href="Section 8.1.1.6">Section 8.1.1.6</a>).

The checksum results are:

- when XC = 0 (XOR checksum)
  - The checksum is the result of the XOR operation on the values loaded with the Write data command and the previous register content.
  - The checksum result is reset when the bits of the command select RS[1:0] or R/W
    are changed.
- when XC = 1 (CRC-8 checksum)
  - The checksum is the result of the CRC-8 operation on the values loaded with the Write\_data command and the previous register content. The polynomial used is  $x^8 + x^5 + x^4 + I$ .
  - The checksum result is reset when the bits of the command select RS[1:0] or R/W are changed.

100 x 18 Chip-On-Glass LCD dot matrix driver





#### 8.5.2 Display RAM and multiplex drive modes

The display RAM is a static  $100 \times 18$ -bit RAM which stores LCD data. Logic 1 in the RAM bit map indicates the on-state, logic 0 the off-state of the corresponding LCD element. There is a one-to-one correspondence between the bits in the display RAM bitmap (Table 31) and the LCD elements.

The display RAM bitmap (<u>Table 31</u>) shows that the display RAM is organized in three RAM banks. The access to the RAM banks is controlled by SMB[2:0] (see <u>Table 13</u>). Row 0 to row 17 in the display RAM bitmap correspond with the backplane outputs COM0 to COM17, and column 0 to column 99 correspond with the segment outputs S0 to S99.

Table 31. Display RAM bitmap

										100 x 18	Chin-On-O	Alass I C	SD 4	lot n	natr	iv di	rive
										100 X 10	Omp-on-c	JIASS EÇ	00	, ,	Op.	n ui	00
	M - B! - I	DARKE									Chip-On-C			^>	7	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	),
M.	31. Displa	y RAM bitn	Row	Co	lumi	n (se	ama	ant)	RAM	RAM	RAM	Row	Co	lumi	) n (se	amı	ent)
nk	bank select	address	(Back- plane)	Bit	iuiiii	1 (30	giii	<i>-</i> 111( <i>)</i>	bank	bank select	address	(Back- plane)	Bit		1 (30	giile	,,,,
	SMB[2:0]	ADD[6:0]		4	3	2	1	0		SMB[2:0]	ADD[6:0]		4	3	2	1	0
		0h		0	1	2	3	4			34h		0	1	2	3	4
		1h		5	6	7	8	9			35h		5	6	7	8	9
		2h		10	11	12	13	14			36h		10	11	12	13	14
		3h 4h		15 20	16 21	17 22	18 23	19 24			37h 38h	1	15	16 21	17 22	18 23	19
		4n 5h		20 25	26	27	23	29			38h		20 25	26	27	28	24 29
		6h		30	31	32	33	34		•	3911 3Ah		30	31	32	33	34
		7h		35	36	37	38	39			3Bh		35	36	37	38	39
		8h		40	41	42	43	44			3Ch		40	41	42	43	44
		9h		45	46	47	48	49			3Dh	-	45	46	47	48	49
		Ah	0	50	51	52	53	54			3Eh	9	50	51	52	53	54
		Bh		55	56	57	58	59			3Fh		55	56	57	58	59
		Ch		60	61	62	63	64			40h		60	61	62	63	64
		Dh		65	66	67	68	69			41h		65	66	67	68	69
		Eh		70	71	72	73	74			42h		70	71	72	73	74
		Fh		75		77	78	79			43h		75	76	77	78	79
		10h		80	81	82	83	84			44h		80	81	82	83	84
	001	11h		85	86	87	88	89	2	010	45h		85	86	87	88	89
		12h		90	91	92	93	94			46h		90	91	92	93	94
		13h		95	96	97	98	99			47h		95	96	97	98	99
		14h		0	1	2	3	4			48h		0	1	2	3	4
		15h		5	6	7	8	9			49h		5	6	7	8	9
		16h		10	11	12	13	14			4Ah		10	11	12	13	14
		17h 18h		15 20	16 21	17 22	18 23	19 24			4Bh 4Ch		15 20	16 21	17 22	18 23	19 24
		19h		25		27	28	29			4Dh		25	26	27	28	29
		1Ah		30	31	32	33	34			4Eh		30	31	32	33	34
		1Bh		35	36	37	38	39			4Fh		35	36	37	38	39
		1Ch	1	40	41	42	43	44			50h	10	40	41	42	43	44
		1Dh		45	46	47	48	49			51h		45	46	47	48	49
		1Eh		50	51	52	53	54			52h		50	51	52	53	54
		1Fh		55	56	57	58	59			53h		55	56	57	58	59
		20h		60	61	62	63	64			54h		60	61	62	63	64
		21h		65	66	67	68	69			55h		65	66	67	68	69
		22h		70	71	72	73	74			56h		70	71	72	73	74
		23h		75	76	77	78	79			57h		75	76	77	78	

Table 31. Display RAM bitmap ...continued

										100 X 10	Chip-On-C	JIASS LY	OP	انان ایم	Op	k u	0,0
	-	y RAM bitr	-						П					0	2		2
M nk	RAM bank select	RAM address	Row (Back- plane)	Co Bit	lumi	n (se	gme	ent)	RAM bank	RAM bank select	RAM address	Row (Back- plane)	Bit		n (se	gme	ent)
	SMB[2:0]	ADD[6:0]		4	3	2	1	0		SMB[2:0]	ADD[6:0]		4	3	2	1	0
		24h		80	81	82	83	84			58h		80	81	82	83	84
		25h	1	85	86	87	88	89			59h	10	85	86	87	88	89
		26h	<b>_</b>	90	91	92	93	94			5Ah		90	91	92	93	94
		27h		95	96	97	98	99			5Bh		95	96	97	98	99
		28h		0	1	2	3	4			5Ch		0	1	2	3	4
		29h		5	6	7	8	9			5Dh		5	6	7	8	9
		2Ah		10	11	12	13	14			5Eh		10	11	12	13	14
		2Bh		15	16	17	18	19			5Fh		15	16	17	18	19
		2Ch		20	21	22	23	24		18	60h		20	21	22	23	24
		2Dh		25	26	27	28	29			61h		25	26	27	28	29
		2Eh		30	31	32	33	34			62h		30	31	32	33	34
		2Fh		35	36	37	38	39			63h		35	36	37	38	39
		30h		40	41	42	43	44			64h		40	41	42	43	44
		31h	2	45	46	47	48	49			65h	11	45	46	47	48	49
		32h	2	50	51	52	53	54			66h	11	50	51	52	53	54
		33h	=	55	56	57	58	59			67h		55	56	57	58	59
		34h		60	61	62	63	64			68h		60	61	62	63	64
		35h		65	66	67	68	69			69h		65	66	67	68	69
	004	36h		70	71	72	73	74	2	040	6Ah		70	71	72	73	74
	001	37h		75	76	77	78	79	2	010	6Bh		75	76	77	78	79
		38h		80	81	82	83	84			6Ch		80	81	82	83	84
		39h		85	86	87	88	89			6Dh		85	86	87	88	89
		3Ah		90	91	92	93	94			6Eh		90	91	92	93	94
		3Bh	1	95	96	97	98	99			6Fh		95	96	97	98	99
		3Ch		0	1	2	3	4			70h		0	1	2	3	4
		3Dh	-	5	6	7	8	9			71h		5	6	7	8	9
		3Eh	-	10	11	12	13	14			72h		10	11	12	13	14
		3Fh	_	15	16		18	19			73h		15	16	17	18	19
		40h	-	20	21	22	23	24			74h		20	21	22	23	24
		41h	-	25	26	27	28	29			75h	1	25	26	27	28	29
		42h	-	30	31	32	33	34			76h	-	30	31	32	33	34
		43h	3	35	36	37	38	39			77h	12	35	36	37	38	39
		44h		40	41	42	43	44			78h	-	40	41	42	43	44
		45h	-	45	46	47	48	49			79h	-	45	46	47	48	49
		46h	-	50	51	52	53	54			7911 7Ah		50	51	52	53	54
		47h	-	55	56	57	58	59			7Bh	-	55	56	57	58	59
		4711 48h	-	60	61	62	63	64			7Ch		60	61	62	63	64
		+011		00	66	67	68	69			7Dh		00	66	UZ	US	04

Table 31. Display RAM bitmap ...continued

													00	7.	0,0	1.	06
e (	31. Displa	ıy RAM bitr	napcon	itinue	d						Chip-On-C			70	2		2
/	RAM	RAM	Row		lumi	n (se	gme	ent)							ı (se	gme	ent)
k	bank select	address	(Back- plane)	Bit					bank	bank select	address	(Back- plane)	Bit				
	SMB[2:0]	ADD[6:0]		4	3	2	1	0		SMB[2:0]	ADD[6:0]		4	3	2	1	0
		4Ah		70	71	72	73	74	2	010	7Eh		70	71	72	73	74
		4Bh		75	76	77	78	79	_	0.10	7Fh		75	76	77	78	79
		4Ch	3	80	81	82	83	84			0h	12	80	81	82	83	84
		4Dh		85	86	87	88	89			1h		85	86	87	88	89
		4Eh		90	91	92	93	94			2h		90	91	92	93	94
		4Fh		95	96	97	98	99			3h		95	96	97	98	99
		50h		0	1	2	3	4			4h	1	0	1	2	3	4
		51h		5	6	7	8	9			5h		5	6	7	8	9
		52h		10	11	12	13	14			6h		10	11	12	13	14
		53h		15	16	17	18	19			7h		15	16	17	18	19
		54h		20	21	22	23	24			8h		20	21	22	23	24
		55h		25	26	27	28	29			9h		25	26	27	28	29
		56h		30	31	32	33	34			Ah		30	31	32	33	34
		57h		35	36	37	38	39			Bh		35	36	37	38	39
		58h		40	41	42	43	44			Ch		40	41	42	43	44
		59h	4	45	46	47	48	49			Dh	13	45	46	47	48	49
		5Ah	7	50	51	52	53	54			Eh	- 13	50	51	52	53	54
		5Bh		55	56	57	58	59			Fh		55	56	57	58	59
	001	5Ch		60	61	62	63	64			10h		60	61	62	63	64
	001	5Dh		65	66	67	68	69	3	011	11h		65	66	67	68	69
		5Eh		70	71	72	73	74	3	011	12h		70	71	72	73	74
		5Fh		75	76	77	78	79			13h		75	76	77	78	79
		60h		80	81	82	83	84			14h		80	81	82	83	84
		61h		85	86	87	88	89			15h		85	86	87	88	89
		62h		90	91	92	93	94			16h		90	91	92	93	94
		63h		95	96	97	98	99			17h		95	96	97	98	99
		64h		0	1	2	3	4			18h		0	1	2	3	4
		65h		5	6	7	8	9			19h		5	6	7	8	9
		66h	-	10	11	12	13	14			1Ah		10	11	12	13	14
		67h	-	15	16	17	18	19			1Bh		15	16	17	18	19
		68h	-	20	21	22	23	24			1Ch		20	21	22	23	24
		69h	_	25	26	27	28	29			1Dh		25	26	27	28	29
		6Ah	5	30	31	32	33	34			1Eh	14	30	31	32	33	34
		6Bh	30 31 32 33 3	39			1Fh	-	35	36	37	38	39				
		6Ch	-	40	41	42	43	44			20h		40	41	42	43	44
		6Dh	-	45	46	47	48	49			21h		45	46	47	48	49
		6Eh	-	50	51	52	53	54			22h		50	51	52	53	54
		6Fh	-	55	56	57	58	59			23h		55	56	57	58	59

Table 31. Display RAM bitmap ...continued

										100 % 10	Chip-On-C	JIGOS EÇ	0,00	ot ij	Op	Z.	00
ole	31. Displa	y RAM bitr	mapcom	tinue	d									0	2	1	2
AM nk	RAM bank	RAM address	Row (Back-		lumi	n (se	gme	ent)	RAM bank	RAM bank	RAM address	Row (Back-	_		n (se	egme	∍nt)
	select		plane)	Bit		1		1	- Curre	select		plane)	Bit				
	SMB[2:0]	ADD[6:0]		4	3	2	1	0		SMB[2:0]	ADD[6:0]		4	3	2	1	0
		70h	_	60	61	62	63	64			24h		60	61	62	63	64
		71h	-	65	66	67	68	69			25h	_	65	66	67	68	69
		72h	-	70	71	72	73	74			26h		70	71	72	73	74
		73h	5	75	76	77	78	79			27h	14	75	76	77	78	79
		74h 75h	_	80 85	81 86	82	83 88	84 89			28h 29h		80 85	81 86	82 87	83	84 89
		75n 76h	_	90	91	87 92	93	94			29h 2Ah		90	91	92	88 93	94
		7611 77h		95	96	97	98	99			2Bh		95	96	97	98	99
	001	7711 78h		95	1	2	3	4			2Ch		0	1	2	3	4
		79h		5	6	7	8	9			2Dh		5	6	7	8	9
		7911 7Ah		10	11	12	13	14			2Eh	_	10	11	12	13	14
		7Bh		15	16	17	18	19			2Fh	_	15	16	17	18	19
		7Ch		20	21	22	23	24			30h	_	20	21	22	23	24
		7Dh	-	25	26	27	28	29			31h	_	25	26	27	28	29
		7Eh		30	31	32	33	34	,		32h	_	30	31	32	33	34
		7Fh		35	36	37	38	39			33h	_	35	36	37	38	39
		0h	-	40	41	42	43	44			34h	_	40	41	42	43	44
		1h		45	46	47	48	49			35h		45	46	47	48	49
		2h	6	50	51	52	53	54			36h	15	50	51	52	53	54
		3h		55	56	57	58	59	3	011	37h		55	56	57	58	59
		4h		60	61	62	63	64			38h		60	61	62	63	64
		5h		65	66	67	68	69			39h		65	66	67	68	69
		6h		70	71	72	73	74			3Ah	-	70	71	72	73	74
		7h	-	75	76	77	78	79			3Bh	_	75	76	77	78	79
		8h	-	80	81	82	83	84			3Ch	_	80	81	82	83	84
		9h	_	85	86	87	88	89			3Dh	-	85	86	87	88	89
		Ah		90	91	92	93	94			3Eh	_	90	91	92	93	94
	010	Bh	_	95	96	97	98	99			3Fh	_	95	96	97	98	99
		Ch		0	1	2	3	4			40h		0	1	2	3	4
		Dh	_	5	6	7	8	9			41h	_	5	6	7	8	9
		Eh	_	10	11	12	13	14			42h	_	10	11	12	13	14
		Fh	_	15	16	17	18	19			43h	_	15	16	17	18	19
		10h	_	20	21	22	23	24			44h	_	20	21	22	23	24
		11h	7	25	26	27	28	29			45h	16	25	26	27	28	29
		12h	_	30	31	32	33	34			46h	_	30	31	32	33	34
		13h	_	35	36	37	38	39			47h	_	35	36	37	38	39
		14h	_	40	41	42	43	44			48h		40	41	42	43	44
		15h	-	45	46	47	48	49			49h		45	46	47		49

# 100 x 18 Chip-On-Glass LCD dot matrix driver

Table 31. Display RAM bitmap ...continued

										100 x 18	Chip-On-C	Blass LC	D d	ot n	natri	ix d	rive
											Chip-On-C		P		P	ار الم	P.
le :	31. Displa	y RAM bitr	mapcor	ntinue	d									0	2	(	2
M nk	RAM bank	RAM address	Row (Back-		lumr	ı (se	gme	ent)	RAM bank	RAM bank	RAM address	Row (Back-		lum	n (se	gme	∍nt)
IIX	select	uuuicss	plane)	Bit					Dank	select	uuuicss	plane)	Bit				
	SMB[2:0]	ADD[6:0]		4	3	2	1	0		SMB[2:0]	ADD[6:0]		4	3	2	1	0
		16h		50	51	52	53	54			4Ah		50	51	52	53	54
		17h		55	56	57	58	59			4Bh		55	56	57	58	59
		18h		60	61	62	63	64			4Ch		60	61	62	63	64
		19h		65	66	67	68	69			4Dh		65	66	67	68	69
		1Ah	7	70	71	72	73	74			4Eh	16	70	71	72	73	74
		1Bh		75	76	77	78	79			4Fh		75	76	77	78	79
		1Ch		80	81	82	83	84			50h	1	80	81	82	83	84
		1Dh		85	86	87	88	89			51h		85	86	87	88	89
		1Eh		90	91	92	93	94			52h		90	91	92	93	94
		1Fh		95	96	97	98	99			53h		95	96	97	98	99
		20h		0	1	2	3	4			54h		0	1	2	3	4
		21h		5	6	7	8	9			55h		5	6	7	8	9
		22h		10	11	12	13	14			56h		10	11	12	13	14
		23h		15	16	17	18	19			57h		15	16	17	18	19
	010	24h		20	21	22	23	24	3	011	58h		20	21	22	23	24
	010	25h		25	26	27	28	29		011	59h		25	26	27	28	29
		26h		30	31	32	33	34			5Ah		30	31	32	33	34
		27h		35	36	37	38	39			5Bh		35	36	37	38	39
		28h		40	41	42	43	44			5Ch		40	41	42	43	44
		29h	8	45	46	47	48	49			5Dh	17	45	46	47	48	49
		2Ah	0	50	51	52	53	54			5Eh	17	50	51	52	53	54
		2Bh		55	56	57	58	59			5Fh		55	56	57	58	59
		2Ch		60	61	62	63	64			60h		60	61	62	63	64
		2Dh		65	66	67	68	69			61h		65	66	67	68	69
		2Eh		70	71	72	73	74			62h		70	71	72	73	74
		2Fh		75	76	77	78	79			63h		75	76	77	78	79
		30h		80	81	82	83	84			64h		80	81	82	83	84
		31h		85	86	87	88	89			65h		85	86	87	88	89
		32h		90	91	92	93	94			66h		90	91	92	93	94
		33h		95	96	97	98	99			67h		95	96	97	98	99

In multiplexed LCD applications, the data of each row of the display RAM is time-multiplexed with the corresponding backplane (row 0 with COM0, row 1 with COM1, and so on).

Two multiplex drive modes are available:

- 1:18 multiplex drive mode
  - GMX = 0 (default value, see Table 12)
  - pins COM0 to COM17 are active

100 x 18 Chip-On-Glass LCD dot matrix driver

- 1:12 multiplex drive mode
  - GMX = 1 (default value, see Table 12)
  - pins COM0 to COM12 are active

#### 8.5.2.1 Display RAM addressing

For addressing the display RAM the following steps have to be taken:

- Select the display RAM bank (SMB[2:0]) with the Sel\_mem\_bank command (see Section 8.1.1.8)
- Set the requested address counter (ADD[6:0]) with the Set\_mem\_addr command (see Section 8.1.1.9)
- Write data to the display RAM with the Write\_data command (WD[4:0]) (see Section 8.1.1.11)
- Read the data from the display RAM with the Read\_data command (RD[4:0]) (see Section 8.1.1.10)

# 8.5.3 General-purpose RAM

The PCA8539 has to general-purpose RAM. The access to the RAM is controlled by the Sel\_mem\_bank command (SMB[2:0]) (see <u>Table 13</u>). General-purpose RAM 1 has the size of 640 bit  $(80 \times 8)$  and general-purpose RAM 2 of 400 bit  $(80 \times 5)$ .

#### 8.5.3.1 General-purpose RAM addressing

For addressing the general-purpose RAM the following steps have to be taken:

- Select the general-purpose RAM (SMB[2:0]) with the Sel\_mem\_bank command (see Section 8.1.1.8)
- Set the requested address counter (ADD[6:0]) with the Set\_mem\_addr command (see Section 8.1.1.9)
- Write data to the general-purpose RAM with the Write\_data command (WD[7:0] or WD[4:0]) (see Section 8.1.1.11)
- Read the data from the general-purpose RAM with the Read\_data command (RD[7:0] or RD[4:0]) (see Section 8.1.1.10)

100 x 18 Chip-On-Glass LCD dot matrix driver

## 9. Bus interfaces

## 9.1 Control byte and register selection

After initiating the communication over the bus and sending the slave address (I<sup>2</sup>C-bus, see <u>Section 9.2</u>) or subaddress (SPI-bus, see <u>Section 9.3</u>), a control byte follows. The purpose of this byte is to indicate both, the content for the following data bytes (RAM or command) and to indicate that more control bytes will follow.

Typical sequences could be:

- Slave address/subaddress control byte command byte command byte command byte end
- Slave address/subaddress control byte RAM byte RAM byte RAM byte end
- Slave address/subaddress control byte command byte control byte RAM byte end

This allows sending a mixture of RAM and command data in one access or alternatively, to send just one type of data in one access. In this way, it is possible to configure the device and then fill the display RAM with little overhead. The display bytes are stored in the display RAM at the address specified by the data pointer.

Table 32. Control byte description

Bit	Symbol	Value	Description
7	CO		continue bit
		0	last control byte
		1	control bytes continue
6 to 5	RS[1:0]		register selection
		00, 10, 11	command register
		01	RAM data
4 to 0	-	-	unused




Fig 29. Control byte format

#### 100 x 18 Chip-On-Glass LCD dot matrix driver

#### 9.2 I<sup>2</sup>C interface


The I<sup>2</sup>C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

In Chip-On-Glass (COG) applications, where the track resistance between the SDA output pin to the system SDA input line can be significant, the bus pull-up resistor and the Indium Tin Oxide (ITO) track resistance may generate a voltage divider. As a consequence it may be possible that the acknowledge cycle, generated by the LCD driver, cannot be interpreted as logic 0 by the master. Therefore it is an advantage for COG applications to have the acknowledge output separated from the data line. For that reason, the SDA line of the PCA8539 is split into SDAIN and SDAOUT.

In COG applications where the acknowledge cycle is required, it is necessary to minimize the track resistance from the SDAOUT pin to the system SDAIN line to guarantee a valid LOW level.

By splitting the SDA line into SDAIN and SDAOUT (having the SDAOUT open circuit), the device could be used in a mode that ignores the acknowledge cycle. Separating the acknowledge output from the serial data line can avoid design efforts to generate a valid acknowledge level. However, in that case the I<sup>2</sup>C-bus master has to be set up in such a way that it ignores the acknowledge cycle.<sup>2</sup>

By connecting pin SDAOUT to pin SDAIN the SDAIN line becomes fully I<sup>2</sup>C-bus compatible (see <u>Figure 30</u>). The following definition assumes that SDAIN and SDAOUT are connected and refers to the pair as SDA.




#### 9.2.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as a control signal (see <u>Figure 31</u>).

<sup>2.</sup> For further information, consider the NXP application note: Ref. 1 "AN10170".

#### 100 x 18 Chip-On-Glass LCD dot matrix driver




#### 9.2.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy.

A HIGH-to-LOW change of the data line, while the clock is HIGH is defined as the START condition (S).


A LOW-to-HIGH change of the data line while the clock is HIGH is defined as the STOP condition (P).

The START and STOP conditions are shown in Figure 32.



#### 9.2.3 System configuration

A device generating a message is a transmitter; a device receiving a message is the receiver. The device that controls the message is the master; and the devices which are controlled by the master are the slaves. The system configuration is shown in Figure 33.




#### 9.2.4 Acknowledge

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of 8 bits is followed by an acknowledge cycle.

#### 100 x 18 Chip-On-Glass LCD dot matrix driver

- A slave receiver which is addressed must generate an acknowledge after the reception of each byte.
- Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.
- The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be considered).
- A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

Acknowledgement on the I<sup>2</sup>C-bus is shown in Figure 34.



## 9.2.5 I<sup>2</sup>C-bus controller

The PCA8539 acts as an I<sup>2</sup>C-bus slave. It does not initiate I<sup>2</sup>C-bus transfers.

## 9.2.6 Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

#### 9.2.7 I<sup>2</sup>C-bus slave address

Device selection depends on the I<sup>2</sup>C-bus slave address.

Two different  $I^2C$ -bus slave addresses can be used to address the PCA8539 (see <u>Table 33</u>).

Table 33. I<sup>2</sup>C slave address byte

	Slave address												
Bit	7	6	5	4	3	2	1	0					
	MSB							LSB					
slave address	0	1	1	1	0	1	SA0	R/W					

The least significant bit of the slave address byte is bit R/W (see Table 34).


#### 100 x 18 Chip-On-Glass LCD dot matrix driver

R/W-bit description Table 34.

			ORA ORA ORA OR
	R/W-bit description		TORS TORS TORS
R/W		Description	· · ·
0		write data	RAS. RAS.
1		read data	0, 0

Bit 1 of the slave address is defined by connecting the input SA0 to either V<sub>SS1</sub> (logic 0) or V<sub>DD1</sub> (logic 1). Therefore, two instances of PCA8539 can be distinguished on the same I<sup>2</sup>C-bus.

# 9.2.8 I<sup>2</sup>C-bus protocol



The I<sup>2</sup>C-bus protocol is shown in Figure 35. The sequence is initiated with a START condition (S) from the I<sup>2</sup>C-bus master which is followed by one of the two slave addresses available. All PCA8539 with the corresponding SA0 level acknowledge in parallel to the slave address, but all PCA8539 with the alternative SA0 level ignore the whole I<sup>2</sup>C-bus transfer.

After acknowledgement, a control byte (see Section 9.1) follows which defines if the next byte is RAM or command information. The control byte also defines if the next byte is a control byte or further RAM or command data.


In this way, it is possible to configure the device and then fill the display RAM with little overhead.

The display bytes are stored in the display RAM at the address specified by the data pointer.

The acknowledgement after each byte is made only by the addressed PCA8539. After the last display byte, the I<sup>2</sup>C-bus master issues a STOP condition (P). Alternatively a START may be issued to RESTART an I<sup>2</sup>C-bus access.

## 100 x 18 Chip-On-Glass LCD dot matrix driver

If a register readout is made, the R/W bit must be logic 1 and then the next data byte following is provided by the PCA8539 as shown in Figure 36.



#### 100 x 18 Chip-On-Glass LCD dot matrix driver

#### 9.3 SPI interface

Data transfer to the device is made via a four-line SPI-bus (see <u>Table 35</u>). The SPI-bus is initialized whenever the chip enable line pin <u>CE</u> is inactive.

Table 35. Serial interface

Symbol	Function	Description
CE	chip enable input; active LOW[1]	when HIGH, the interface is reset
SCL	serial clock input	input may be higher than V <sub>DD1</sub>
SDI/SDAIN	serial data input	input may be higher than $V_{DD1}$ ; input data is sampled on the rising edge of SCL
SDO	serial data output	

<sup>[1]</sup> The chip enable must not be wired permanently LOW.

#### 9.3.1 SPI-bus data transfer

The chip enable signal is used to identify the transmitted data. Each data transfer is a byte, with the MSB sent first.

The transmission is controlled by the active LOW chip enable signal  $\overline{\text{CE}}$ . The first byte transmitted is the subaddress byte.



The subaddress byte opens the communication with a read/write bit and a subaddress. The subaddress is used to identify multiple devices on one SPI bus.

Table 36. Subaddress byte definition

Bit	Symbol	Value	Description
7	R/W		data read or write selection
		0	write data
		1	read data
6 to 5	SA	01	<b>Subaddress</b> ; other codes cause the device to ignore data transfer
4 to 0	-		unused


After the subaddress byte, a control byte follows (see <u>Section 9.1</u>). The purpose of this byte is to indicate the content for the following data bytes (RAM, command or control byte).

In this way, it is possible to send a mixture of RAM and command data in one access or alternatively, to send just one type of data in one access.

100 x 18 Chip-On-Glass LCD dot matrix driver	<b>/</b> >
100 x 18 Chip-On-Glass LCD dot matrix driver	0p
R/W = 0	PAR
EXAMPLES a) transmit two bytes of display RAM data  0 0 1	PACA
b) transmit two command bytes  0 0 1	
c) transmit one command byte and two display RAM date bytes  0 0 1	
Data transfers are terminated by de-asserting $\overline{\text{CE}}$ (set $\overline{\text{CE}}$ to logic 1).	
Fig 38. SPI-bus write example	

# 100 x 18 Chip-On-Glass LCD dot matrix driver

# 10. Internal circuitry



100 x 18 Chip-On-Glass LCD dot matrix driver

# 11. Safety notes

#### **CAUTION**



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

#### **CAUTION**



Static voltages across the liquid crystal display can build up when the LCD supply voltage  $(V_{LCD})$  is on while the IC supply voltage  $(V_{DD})$  is off, or vice versa. This may cause unwanted display artifacts. To avoid such artifacts,  $V_{LCD}$  and  $V_{DD}$  must be applied or removed together.

#### **CAUTION**



Semiconductors are light sensitive. Exposure to light sources can cause the IC to malfunction. The IC must be protected against light. The protection must be applied to all sides of the IC.

# 100 x 18 Chip-On-Glass LCD dot matrix driver

# 12. Limiting values

Table 37. Limiting values

NXP Sei	miconductors			PC	A8539
I2. Lin	niting values	10	00 x 18 Chip-	PC On-Glass LCD dot n	natrix driver
able 37. n accordar	Limiting values nce with the Absolute Ma	ximum Rating System (IEC 60134).			DRAA!
Symbol	Parameter	Conditions	Min	Max	Unit
√ <sub>DD1</sub>	supply voltage 1	analog and digital	-0.5	+6.5	V
$V_{\mathrm{DD2}}$	supply voltage 2	charge pump	-0.5	+6.5	V
DD1	supply current 1	analog and digital	-50	+50	mA
DD2	supply current 2	charge pump	-50	+50	mA
√ <sub>LCD</sub>	LCD supply voltage	external supply, input on pin VLCDIN	-0.5	+20	V
DD(LCD)	LCD supply current		-50	+50	mA
/ <sub>i</sub>	input voltage	on pins CLK, OSC, RST, PD, IFS, SCL, SDI/SDAIN, SA0, CE	-0.5	+6.5	V
		on pin VLCDSENSE	-0.5	+20	V
I	input current		-10	+10	mA
V <sub>O</sub>	output voltage	on pins S0 to S99, COM0 to COM17, VLCDOUT	-0.5	+20	V
		on pins SDO, SDAOUT, CLK	-0.5	+6.5	V
0	output current		-10	+10	mA
SS	ground supply current		-50	+50	mA
tot	total power dissipation		-	400	mW
P/out	power dissipation per output		-	100	mW
√ <sub>ESD</sub>	electrostatic discharge voltage	НВМ	[1] -	±3000	V
lu	latch-up current		[2] _	100	mA
Γ <sub>stg</sub>	storage temperature		[ <u>3</u> ] –65	+150	°C
Γ <sub>amb</sub>	ambient temperature	operating device	-40	+105	°C

<sup>[1]</sup> Pass level; Human Body Model (HBM), according to Ref. 7 "JESD22-A114".

<sup>[2]</sup> Pass level; latch-up testing according to Ref. 9 "JESD78" at maximum ambient temperature (T<sub>amb(max)</sub>).

<sup>[3]</sup> According to the store and transport requirements (see Ref. 12 "UM10569") the devices have to be stored at a temperature of +8 °C to +45 °C and a humidity of 25 % to 75 %.

# 100 x 18 Chip-On-Glass LCD dot matrix driver

# 13. Static characteristics

Table 38. Static characteristics

 $V_{DD1},\ V_{DD2}$  = 2.5 V to 5.5 V;  $V_{SS1}$  = 0 V;  $V_{LCD}$  = 4.0 V to 16.0 V;  $T_{amb}$  = -40 °C to +105 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supplies						
$V_{DD1}$	supply voltage 1		2.5	-	5.5	V
$V_{DD2}$	supply voltage 2		2.5		5.5	V
$V_{LCD}$	LCD supply voltage	$V_{LCD} \ge V_{DD2}$				
		external supply, input on pin VLCDIN	4.0	1-	16.0	V
		internal supply, output on pin VLCDOUT	4.0	-	16.0	V
I <sub>DD1</sub>	supply current 1	on pin V <sub>DD1</sub> ; see <u>Figure 40</u>				
		default condition after power-on and Initialize command	-	40 <u>[1]</u>	59 <u>[2]</u>	μА
		display enabled; internal clock	-	95 <mark>[1]</mark>	-	μА
$I_{DD2}$	supply current 2	on pin V <sub>DD2</sub>				
		default condition after power-on and Initialize command; charge pump off	-	0	-	μΑ
		$V_{DD2}$ = 5 V; charge pump at $V_{LCD}$ = 2 × $V_{DD2}$ ; $V_{LCD}$ = 8 V; $C_{VLCD}$ = 100 nF; display disabled; see Figure 41	-	25	-	μА
$I_{DD(LCD)}$	LCD supply current	on pin VLCDIN; external V <sub>LCD</sub> = 8 V				
		display disabled	-	7	12	μΑ
		MUX 1:18;  ½ bias;  f <sub>fr</sub> = 80 Hz;  all display elements on; frame inversion mode; display enabled; no display attached; see Figure 42	-	70	-	μΑ
$I_{\mathrm{DD}(\mathrm{pd})}$	power-down mode supply current	on pin VDD1; pin PD is HIGH; $V_{DD1} = 5 V$ ; $T_{amb} = 25 °C$	-	2	-	μΑ

# 100 x 18 Chip-On-Glass LCD dot matrix driver

Table 38. Static characteristics ...continued

	Static characteristics = 2.5 V to 5.5 V: V <sub>SS1</sub> =	continued 0 V; V <sub>LCD</sub> = 4.0 V to 16.0 V; T <sub>amb</sub>	, = -40 °C to +105 °	°C: unless otl	herwise specifi	ied.
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Accuracy						7/>
$\Delta V_{LCD}$	LCD voltage variation	on pin VLCDOUT; internal $V_{LCD}$ ; $V_{LCD} = 8 V$ ; $T_{amb} = 25 ^{\circ}C$ ; see Figure 43	7.9	8	8.1	Unit V
$\Delta f_{\text{fr}}$	frame frequency variation	internal clock; f <sub>fr</sub> = 80 Hz; T <sub>amb</sub> = 25 °C; see <u>Figure 44</u>	77	80	83	Hz
$\Delta T_{meas}$	measurement temperature variation	T <sub>amb</sub> = 25 °C	22	25	28	°C
Output res	sistance					
R <sub>o</sub>	output resistance	on pin COM0 to COM17; external V <sub>LCD</sub> = 8 V	<b>D</b> -	1	-	kΩ
		on pin S0 to S99; external V <sub>LCD</sub> = 8 V	-	2.5	-	kΩ
Logic						
On pins Cl	_K, OSC, PD, RST, IFS,	SA0				
$V_{IL}$	LOW-level input voltage	1	-0.3	-	0.3V <sub>DD1</sub>	V
$V_{IH}$	HIGH-level input voltage		0.7V <sub>DD1</sub>	-	$V_{DD1} + 0.3$	V
I <sub>LI</sub>	input leakage current	$V_I = V_{DD1}$ or $V_{SS1}$	-	0	-	μΑ
On pins Cl	_K					
$V_{OH}$	HIGH-level output voltage		0.8V <sub>DD1</sub>	-	$V_{DD1} + 0.3$	V
V <sub>OL</sub>	LOW-level output voltage		-0.3	-	0.2V <sub>DD1</sub>	V
I <sub>OH</sub>	HIGH-level output current	output source current; V <sub>OH</sub> = 4.6 V; V <sub>DD1</sub> = 5 V	1	-	-	mA
l <sub>OL</sub>	LOW-level output current	output sink current; V <sub>OL</sub> = 0.4 V; V <sub>DD1</sub> = 5 V	1	-	-	mA
I <sub>LO</sub>	output leakage current	$V_O = V_{DD1}$ or $V_{SS1}$	-	0	-	μΑ
I <sup>2</sup> C-bus						
On pins S0	CL, SDI/SDAIN					
V <sub>IL</sub>	LOW-level input voltage		-0.3	-	0.3V <sub>DD1</sub>	V
$V_{IH}$	HIGH-level input voltage		0.7V <sub>DD1</sub>	-	5.5	V
I <sub>LI</sub>	input leakage current	$V_{I} = V_{DD1}$ or $V_{SS1}$	-	0	-	μΑ

# 100 x 18 Chip-On-Glass LCD dot matrix driver

Table 38. Static characteristics ...continued


V<sub>DD1</sub>, V<sub>DD2</sub> = 2.5 V to 5.5 V: V<sub>SS1</sub> = 0 V: V<sub>ICD</sub> = 4.0 V to 16.0 V: T<sub>amb</sub> = -40 °C to +105 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
On pin SD	AOUT					7/
Vo	output voltage		-0.5	-	+5.5	V
l <sub>OL</sub>	LOW-level output current	output sink current; V <sub>OL</sub> = 0.4 V	6	-	-	mA
I <sub>LI</sub>	input leakage current	$V_I = V_{DD1}$ or $V_{SS1}$	-	0	-	μΑ
I <sub>LO</sub>	output leakage current	$V_O = V_{SS1}$	-	0	-	μΑ
SPI-bus						
On pins So	CL, SDI/SDAIN, CE					
V <sub>IL</sub>	LOW-level input voltage		-0.3	-	0.3V <sub>DD1</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD1</sub>	-	V <sub>DD1</sub> + 0.3	V
I <sub>LI</sub>	input leakage current	$V_I = V_{DD1}$ or $V_{SS1}$	-	0	-	μΑ
On pin SD	0					
V <sub>OH</sub>	HIGH-level output voltage		0.8V <sub>DD1</sub>	-	V <sub>DD1</sub> + 0.3	V
V <sub>OL</sub>	LOW-level output voltage	17	-0.3	-	0.2V <sub>DD1</sub>	V
Іон	HIGH-level output current	output source current; V <sub>OH</sub> = 4.6 V; V <sub>DD1</sub> = 5 V	1	-	-	mA
l <sub>OL</sub>	LOW-level output current	output sink current; V <sub>OL</sub> = 0.4 V; V <sub>DD1</sub> = 5 V	1	-	-	mA
lo	output leakage current	$V_O = V_{DD1}$ or $V_{SS1}$	-	0	-	μΑ

<sup>[1]</sup>  $V_{DD1} = 5 \text{ V}$ ;  $T_{amb} = 25 ^{\circ}\text{C}$ .

<sup>[2]</sup>  $V_{DD1} = 5.5 \text{ V}$ ;  $T_{amb} = 105 ^{\circ}\text{C}$ .


# 100 x 18 Chip-On-Glass LCD dot matrix driver



 $V_{DD1} = 5 V.$ 

- (1) Display enabled, oscillator enabled.
- (2) Default conditions after power-on and initialization.


Fig 40. Typical I<sub>DD1</sub> with respect to temperature



- (1)  $V_{DD2}$  = 3 V; charge pump at  $V_{LCD}$  = 3 ×  $V_{DD2}$ ;  $V_{LCD}$  = 8 V;  $C_{VLCD}$  = 100 nF; display disabled.
- (2)  $V_{DD2} = 5 \text{ V}$ ; charge pump at  $V_{LCD} = 2 \times V_{DD2}$ ;  $V_{LCD} = 8 \text{ V}$ ;  $C_{VLCD} = 100 \text{ nF}$ ; display disabled.
- (3) Default conditions after power-on and initialization; charge pump off.

Fig 41. Typical  $I_{DD2}$  with respect to temperature


# 100 x 18 Chip-On-Glass LCD dot matrix driver



External V<sub>LCD</sub> = 8 V.

- (1) Driving mode 1:18,  $f_{fr}$  = 80 Hz; frame inversion; no load; display enabled.
- (2) Driving mode 1:18,  $f_{fr}$  = 80 Hz; frame inversion; no load; display disabled.

Fig 42. Typical I<sub>DD(LCD)</sub> with respect to temperature



Conditions:  $V_{DD2}$  = 5 V; charge pump at  $V_{LCD}$  = 2 ×  $V_{DD2}$ ;  $V_{LCD}$  = 8 V; VLCD[8:0] = 134h; temperature compensation disabled.

Fig 43. Typical V<sub>LCD</sub> variation with respect to temperature





Fig 44. Typical frame frequency variation with respect to temperature



## 100 x 18 Chip-On-Glass LCD dot matrix driver

# 14. Dynamic characteristics

# 14.1 General timing characteristics

Table 39. General dynamic characteristics

 $V_{DD1}, V_{DD2} = 2.5 \text{ V to } 5.5 \text{ V}; V_{SS1} = 0 \text{ V}; V_{LCD} = 4.0 \text{ V to } 16.0 \text{ V}; T_{amb} = -40 ^{\circ}\text{C} \text{ to } +105 ^{\circ}\text{C}; unless otherwise specified.}$ 

Symbol	Parameter	Conditions	Min Typ	Max	Unit
f <sub>clk(int)</sub>	internal clock frequency	on pin CLK; $T_{amb} = 25 ^{\circ}C$ ; FF[4:0] = 00111	61600 64000	66400	Hz
f <sub>clk(ext)</sub>	external clock frequency	on pin CLK	36000 -	288000	Hz
t <sub>clk(H)</sub>	HIGH-level clock time	external clock source used	5 -	-	μs
t <sub>clk(L)</sub>	LOW-level clock time		5 -	-	μs

# 14.2 I<sup>2</sup>C-bus timing characteristics

Table 40. I<sup>2</sup>C-bus timing characteristics

 $V_{DD1}, \ V_{DD2} = 2.5 \ V$  to 5.5 V;  $V_{SS1} = 0 \ V$ ;  $V_{LCD} = 4.0 \ V$  to 16.0 V;  $T_{amb} = -40 \ ^{\circ}\text{C}$  to +105  $^{\circ}\text{C}$ ; unless otherwise specified. 11

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>SCL</sub>	SCL frequency	Y	-	-	400	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		1.3	-	-	μs
t <sub>HD;STA</sub>	hold time (repeated) START condition		0.6	-	-	μs
t <sub>SU;STA</sub>	set-up time for a repeated START condition		0.6	-	-	μs
$t_{VD;DAT}$	data valid time		[2] _	-	0.9	μs
t <sub>VD;ACK</sub>	data valid acknowledge time		[3] _	-	0.9	μs
$t_{LOW}$	LOW period of the SCL clock		1.3	-	-	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock		0.6	-	-	μs
t <sub>f</sub>	fall time	of both SDA and SCL signals	-	-	0.3	μs
t <sub>r</sub>	rise time	of both SDA and SCL signals	-	-	0.3	μs
C <sub>b</sub>	capacitive load for each bus line		-	-	400	pF
t <sub>SU;DAT</sub>	data set-up time		100	-	-	ns
t <sub>HD;DAT</sub>	data hold time		0	-	-	ns
t <sub>SU;STO</sub>	set-up time for STOP condition		0.6	-	-	μs
t <sub>w(spike)</sub>	spike pulse width		-	-	50	ns


<sup>[1]</sup> All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to V<sub>IL</sub> and V<sub>IH</sub> with an input voltage swing of V<sub>SS1</sub> to V<sub>DD1</sub>.


© NXP B.V. 2013. All rights reserved.

<sup>[2]</sup>  $t_{VD;DAT}$  = minimum time for valid SDA output following SCL LOW.

<sup>[3]</sup>  $t_{VD;ACK}$  = time for acknowledgement signal from SCL LOW to SDA output LOW.

## 100 x 18 Chip-On-Glass LCD dot matrix driver





# 14.3 SPI-bus timing characteristics

#### Table 41. SPI-bus characteristics

 $V_{DD1}$ ,  $V_{DD2}$  = 2.5 V to 5.5 V;  $V_{SS1}$  = 0 V;  $V_{LCD}$  = 4.0 V to 16.0 V;  $T_{amb}$  = -40 °C to +105 °C; unless otherwise specified. All timing values are valid within the operating supply voltage at ambient temperature and referenced to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS1}$  to  $V_{DD1}$  (see Figure 48).

Symbol	Parameter	Conditions	Min	Max	Unit
Pin SCL					·
f <sub>clk(SCL)</sub>	SCL clock frequency		-	3.0	MHz
t <sub>SCL</sub>	SCL time		333	-	ns
$t_{clk(H)}$	clock HIGH time		100	-	ns
t <sub>clk(L)</sub>	clock LOW time		150	-	ns
$t_r$	rise time	for SCL signal	-	100	ns
t <sub>f</sub>	fall time	for SCL signal	-	100	ns
Pin CE					
t <sub>su(CE_N)</sub>	CE_N set-up time		30	-	ns
t <sub>h(CE_N)</sub>	CE_N hold time		30	-	ns
$t_{rec(CE\_N)}$	CE_N recovery time		30	-	ns

PCA8539


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 100 x 18 Chip-On-Glass LCD dot matrix driver

/ <sub>DD1</sub> , V <sub>DD2</sub> iming valu		0 V; $V_{LCD}$ = 4.0 V to 16.0 V; $T_{amb}$ erating supply voltage at ambient		unless otherwise	specified. All
Symbol	Parameter	Conditions	Min	Max	Unit
Pin SDI					A.
t <sub>su</sub>	set-up time	set-up time for SDI data	30	-	ns
t <sub>h</sub>	hold time	hold time for SDI data	30	-	ns
Pin SDO					
t <sub>d(R)SDO</sub>	SDO read delay time	C <sub>L</sub> = 100 pF	-	150	ns
t <sub>dis(SDO)</sub>	SDO disable time	[1]	-	50	ns
t <sub>(SDI-SDO)</sub>	transition time from SDI to SDO	to avoid bus conflict	0	-	ns

[1] No load value; bus is held up by bus capacitance; use RC time constant with application values.



# 15. Test information

# 15.1 Quality information

This product has been qualified to the appropriate Automotive Electronics Council (AEC) standard Q100 or Q101 and is suitable for use in automotive applications.



## 100 x 18 Chip-On-Glass LCD dot matrix driver

# 16. Bare die outline




Fig 49. Bare die outline of PCA8539DUG

**NXP Semiconductors** 

## 100 x 18 Chip-On-Glass LCD dot matrix driver

Table 42. Dimensions of PCA8539DUG

ors								PCA	853	9, 7
				100 x	18 Chip	o-On-Gla	ass LCD	dot mat	rix driv	er
							0	7.	Py.	PAN O
Table 42. D	imension		.8539DU	G				OPA	OP	DRA.
	A	<b>A</b> <sub>1</sub>	A <sub>2</sub>	b	D	E	е	e <sub>1</sub>	Ĺ	00
Unit (mm)			<b>A</b> <sub>2</sub>	b -	D -	E -	e -	e <sub>1</sub>	L - '^>	PAN
Unit (mm) max nom		<b>A</b> <sub>1</sub>	<b>A</b> <sub>2</sub> - 0.38	<b>b</b> - 0.025	<b>D</b> - 5.64	<b>E</b> - 1.24	<b>e</b> - 0.040	<b>e</b> <sub>1</sub> - 0.114	L - 0.1	ORAA.

Table 43. Bump locations of PCA8539DUG

All x/y coordinates represent the position of the center of each bump with respect to the center (x/v = 0) of the chip: see Figure 49

Symbol	Pin	Coordin	ates	Pitch	Symbol	Pin	Coordin	ates	Pitch	
		Χ (μm)	Y (µm)	X (µm)			X (µm)	Y (µm)	X (µm)	
COM13	1	-2711.3	-509.0	-	COM4	119	2681.5	509.0	-	
	2	-2666.3	-509.0	-45.0		120	2636.5	509.0	45.0	
	3	-2621.3	-509.0	-45.0		121	2591.5	509.0	45.0	
COM14	4	-2576.3	-509.0	-45.0	СОМЗ	122	2546.5	509.0	45.0	
	5	-2531.3	-509.0	-45.0		123	2501.5	509.0	45.0	
COM15	6	-2486.3	-509.0	-45.0	COM2	124	2456.5	509.0	45.0	
	7	-2441.3	-509.0	-45.0		125	2411.5	509.0	45.0	
COM16	8	-2396.3	-509.0	-45.0	COM1	126	2366.5	509.0	45.0	
	9	-2351.3	-509.0	-45.0		127	2321.5	509.0	45.0	
VLCDIN	10	-2242.7	-509.0	-108.6	СОМ0	128	2276.5	509.0	45.0	
	11	-2197.7	-509.0	-45.0		129	2231.5	509.0	45.0	
	12	-2152.7	-509.0	-45.0	COM17	130	2186.5	509.0	45.0	
	13	-2107.7	-509.0	-45.0		131	2141.5	509.0	45.0	
VLCDSENSE	14	-2062.7	-509.0	-45.0	S99	132	2027.9	509.0	113.6	
	15	-2017.7	-509.0	-45.0	S98	133	1987.9	509.0	40.0	
	16	-1972.7	-509.0	-45.0	S97	134	1947.9	509.0	40.0	
VLCDOUT	17	-1927.7	-509.0	-45.0	S96	135	1907.9	509.0	40.0	
	18	-1882.7	-509.0	-45.0	S95	136	1867.9	509.0	40.0	
	19	-1837.7	-509.0	-45.0	S94	137	1827.9	509.0	40.0	
	20	-1792.7	-509.0	-45.0	S93	138	1787.9	509.0	40.0	
VSS2	21	-1747.7	-509.0	-45.0	S92	139	1747.9	509.0	40.0	
	22	-1702.7	-509.0	-45.0	S91	140	1707.9	509.0	40.0	
	23	-1657.7	-509.0	-45.0	S90	141	1667.9	509.0	40.0	
	24	-1612.7	-509.0	-45.0	S89	142	1627.9	509.0	40.0	
	25	-1567.7	-509.0	-45.0	S88	143	1587.9	509.0	40.0	
	26	-1522.7	-509.0	-45.0	S87	144	1547.9	509.0	40.0	
	27	-1477.7	-509.0	-45.0	S86	145	1507.9	509.0	40.0	
	28	-1432.7	-509.0	-45.0	S85	146	1467.9	509.0	40.0	
	29	-1387.7	-509.0	-45.0	S84	147	1427.9	509.0	40.0	
	30	-1342.7	-509.0	-45.0	S83	148	1387.9	509.0	40.0	

### 100 x 18 Chip-On-Glass LCD dot matrix driver

Table 43. Bump locations of PCA8539DUG ...continued

All x/y coordinates represent the position of the center of each bump with respect to the center (x/y = 0) of the chip; see Figure 49

Symbol	Pin	Coordin	ates	Pitch	Symbol	Pin	Coordin	ates	Pitch
		Χ (μm)	Υ (μm)	X (µm)			Χ (μm)	Y (µm)	Χ (μm)
VSS3	31	-1297.7	-509.0	-45.0	S82	149	1347.9	509.0	40.0
	32	-1252.7	-509.0	-45.0	S81	150	1307.9	509.0	40.0
	33	-1207.7	-509.0	-45.0	S80	151	1267.9	509.0	40.0
	34	-1162.7	-509.0	-45.0	S79	152	1227.9	509.0	40.0
VSS1	35	-1117.7	-509.0	-45.0	S78	153	1187.9	509.0	40.0
	36	-1072.7	-509.0	-45.0	S77	154	1147.9	509.0	40.0
	37	-1027.7	-509.0	-45.0	S76	155	1107.9	509.0	40.0
	38	-982.7	-509.0	-45.0	S75	156	1067.9	509.0	40.0
	39	-937.7	-509.0	-45.0	S74	157	1027.9	509.0	40.0
	40	-892.7	-509.0	-45.0	S73	158	987.9	509.0	40.0
	41	-847.7	-509.0	-45.0	S72	159	947.9	509.0	40.0
	42	-802.7	-509.0	-45.0	S71	160	907.9	509.0	40.0
	43	-757.7	-509.0	-45.0	S70	161	867.9	509.0	40.0
	44	-712.7	-509.0	-45.0	S69	162	827.9	509.0	40.0
	45	-667.7	-509.0	-45.0	S68	163	787.9	509.0	40.0
	46	-622.7	-509.0	-45.0	S67	164	747.9	509.0	40.0
	47	-577.7	-509.0	-45.0	S66	165	707.9	509.0	40.0
T1	48	-532.7	-509.0	-45.0	S65	166	606.9	509.0	101.0
	49	-487.7	-509.0	-45.0	S64	167	566.9	509.0	40.0
T2	50	-442.7	-509.0	-45.0	S63	168	526.9	509.0	40.0
	51	-397.7	-509.0	-45.0	S62	169	486.9	509.0	40.0
T4	52	-352.7	-509.0	-45.0	S61	170	446.9	509.0	40.0
	53	-307.7	-509.0	-45.0	S60	171	406.9	509.0	40.0
	54	-262.7	-509.0	-45.0	S59	172	366.9	509.0	40.0
OSC	55	-217.7	-509.0	-45.0	S58	173	326.9	509.0	40.0
	56	-172.7	-509.0	-45.0	S57	174	286.9	509.0	40.0
SA0	57	-127.7	-509.0	-45.0	S56	175	246.9	509.0	40.0
	58	-82.7	-509.0	-45.0	S55	176	206.9	509.0	40.0
IFS	59	-37.7	-509.0	-45.0	S54	177	166.9	509.0	40.0
	60	7.3	-509.0	-45.0	S53	178	126.9	509.0	40.0
VDD1	61	52.3	-509.0	-45.0	S52	179	86.9	509.0	40.0
	62	97.3	-509.0	-45.0	S51	180	46.9	509.0	40.0
	63	142.3	-509.0	-45.0	S50	181	6.9	509.0	40.0
	64	187.3	-509.0	-45.0	S49	182	-33.1	509.0	40.0
	65	232.3	-509.0	-45.0	S48	183	-73.1	509.0	40.0

### 100 x 18 Chip-On-Glass LCD dot matrix driver

Table 43. Bump locations of PCA8539DUG ...continued

All x/y coordinates represent the position of the center of each bump with respect to the center (x/y = 0) of the chip; see Figure 49


Symbol	Pin	Coordin	ates	Pitch	Symbol	Pin	Coordin	ates	Pitch
		Χ (μm)	Y (µm)	X (µm)			Χ (μm)	Υ (μm)	X (µm)
VDD2	66	277.3	-509.0	-45.0	S47	184	-113.1	509.0	40.0
	67	322.3	-509.0	-45.0	S46	185	-153.1	509.0	40.0
	68	367.3	-509.0	-45.0	S45	186	-193.1	509.0	40.0
	69	412.3	-509.0	-45.0	S44	187	-233.1	509.0	40.0
	70	457.3	-509.0	-45.0	S43	188	-273.1	509.0	40.0
	71	502.3	-509.0	-45.0	S42	189	-313.1	509.0	40.0
	72	547.3	-509.0	-45.0	S41	190	-353.1	509.0	40.0
	73	592.3	-509.0	-45.0	S40	191	-393.1	509.0	40.0
PD	74	637.3	-509.0	-45.0	S39	192	-433.1	509.0	40.0
	75	682.3	-509.0	-45.0	S38	193	-473.1	509.0	40.0
T3	76	727.3	-509.0	-45.0	S37	194	-513.1	509.0	40.0
	77	772.3	-509.0	-45.0	S36	195	-553.1	509.0	40.0
	78	817.3	-509.0	-45.0	S35	196	-593.1	509.0	40.0
	79	862.3	-509.0	-45.0	S34	197	-633.1	509.0	40.0
	80	907.3	-509.0	-45.0	S33	198	-673.1	509.0	40.0
PWROUT	81	952.3	-509.0	-45.0	S32	199	-713.1	509.0	40.0
	82	997.3	-509.0	-45.0	S31	200	-753.1	509.0	40.0
PWRIN	83	1042.3	-509.0	-45.0	S30	201	-793.1	509.0	40.0
	84	1087.3	-509.0	-45.0	S29	202	-894.1	509.0	101.0
	85	1132.3	-509.0	-45.0	S28	203	-934.1	509.0	40.0
	86	1177.3	-509.0	-45.0	S27	204	-974.1	509.0	40.0
	87	1222.3	-509.0	-45.0	S26	205	-1014.1	509.0	40.0
	88	1267.3	-509.0	-45.0	S25	206	-1054.1	509.0	40.0
	89	1312.3	-509.0	-45.0	S24	207	-1094.1	509.0	40.0
CE	90	1357.3	-509.0	-45.0	S23	208	-1134.1	509.0	40.0
	91	1402.3	-509.0	-45.0	S22	209	-1174.1	509.0	40.0
CLK	92	1447.3	-509.0	-45.0	S21	210	-1214.1	509.0	40.0
	93	1492.3	-509.0	-45.0	S20	211	-1254.1	509.0	40.0
	94	1537.3	-509.0	-45.0	S19	212	-1294.1	509.0	40.0
RST	95	1582.3	-509.0	-45.0	S18	213	-1334.1	509.0	40.0
	96	1627.3	-509.0	-45.0	S17	214	-1374.1	509.0	40.0
SDI/SDAIN	97	1672.3	-509.0	-45.0	S16	215	-1414.1	509.0	40.0
	98	1717.3	-509.0	-45.0	S15	216	-1454.1	509.0	40.0
	99	1762.3	-509.0	-45.0	S14	217	-1494.1	509.0	40.0
SDO	100	1807.3	-509.0	-45.0	S13	218	-1534.1	509.0	40.0
	101	1852.3	-509.0	-45.0	S12	219	-1574.1	509.0	40.0
	- 1	1	-1	1	11	1	1	1	1

### 100 x 18 Chip-On-Glass LCD dot matrix driver

Table 43. Bump locations of PCA8539DUG ...continued

All x/y coordinates represent the position of the center of each bump with respect to the center (x/y = 0) of the chip; see Figure 49

Symbol	Pin	Coordin	ates	Pitch	Symbol	Pin	Coordin	ates	Pitch
		Χ (μm)	Y (µm)	X (µm)	-		Χ (μm)	Y (µm)	Χ (μm)
SCL	102	1897.3	-509.0	-45.0	S11	220	-1614.1	509.0	40.0
	103	1942.3	-509.0	-45.0	S10	221	-1654.1	509.0	40.0
	104	1987.3	-509.0	-45.0	S9	222	-1694.1	509.0	40.0
SDAOUT	105	2032.3	-509.0	-45.0	S8	223	-1734.1	509.0	40.0
	106	2077.3	-509.0	-45.0	S7	224	-1774.1	509.0	40.0
	107	2122.3	-509.0	-45.0	S6	225	-1814.1	509.0	40.0
	108	2167.3	-509.0	-45.0	S5	226	-1854.1	509.0	40.0
	109	2212.3	-509.0	-45.0	S4	227	-1894.1	509.0	40.0
COM17	110	2320.9	-509.0	-108.6	S3	228	-1934.1	509.0	40.0
	111	2365.9	-509.0	-45.0	S2	229	-1974.1	509.0	40.0
COM7	112	2410.9	-509.0	-45.0	S1	230	-2014.1	509.0	40.0
	113	2455.9	-509.0	-45.0	S0	231	-2054.1	509.0	40.0
COM6	114	2500.9	-509.0	-45.0	COM16	232	-2160.2	509.0	106.1
	115	2545.9	-509.0	-45.0		233	-2205.2	509.0	45.0
COM5	116	2590.9	-509.0	-45.0	COM8	234	-2250.2	509.0	45.0
	117	2635.9	-509.0	-45.0		235	-2295.2	509.0	45.0
	118	2680.9	-509.0	-45.0	СОМ9	236	-2340.2	509.0	45.0
-	-		-	-		237	-2385.2	509.0	45.0
-	-	-	-	-	COM10	238	-2430.2	509.0	45.0
- 6	-	-	-	-		239	-2475.2	509.0	45.0
	-	-	-	-	COM11	240	-2520.2	509.0	45.0
	-	-	-	-		241	-2565.2	509.0	45.0
-	-	-	-	-	COM12	242	-2610.2	509.0	45.0
-	-	-	-	-		243	-2655.2	509.0	45.0
-	-	-	-	-		244	-2700.2	509.0	45.0



### 100 x 18 Chip-On-Glass LCD dot matrix driver

Table 44. Alignment marking

All x/y coordinates represent the position of the REF point (see <u>Figure 50</u>) with respect to the center (x/y = 0) of the chip; see <u>Figure 49</u>.

Symbol	Size (μm)	<b>Χ (μm)</b>	<b>Υ (μm)</b>	
S1	90 × 90	-2585.0	36.0	00
C1	90 × 90	2522.0	36	


# 17. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that all normal precautions are taken as described in *JESD625-A*, *IEC 61340-5* or equivalent standards.

100 x 18 Chip-On-Glass LCD dot matrix driver

## 18. Packing information

### 18.1 Packing information on the tray



Schematic drawing, not drawn to scale. Top side view. For dimensions, see <u>Table 45</u>. Tray has pockets on both, top side and bottom side. The IC is stored with the active side up. To get the active side down, turn the tray.

Fig 51. Tray details of PCA8539U

## 100 x 18 Chip-On-Glass LCD dot matrix driver

### Table 45. Specification of 3 inch tray details

Tray details are shown in Figure 51. Nominal values without production tolerances.

Tray	details													_
Dime	nsions													<b>'</b> '>
Α	В	С	D	E	F	G	Н	J	K	L	M	N	О	Unit
7.0	2.5	5.74	1.34	76.0	68.0	56.0	6.75	10.0	62.5	4.2	2.6	3.2	0.48	mm
Numl	ber of po	ockets												
x dire	ction						y dired	ction						
9							26			_		1		




Fig 52. Die alignment in the tray

NXP

Semiconductors

# 19. Appendix

## 19.1 LCD segment driver selection

Table 46. Selection of LCD segment drivers

Type name	Nun	nber	of ele	ment	s at N	ΛUX			V <sub>LCD</sub> (V)	V <sub>LCD</sub> (V)	f <sub>fr</sub> (Hz)	T <sub>amb</sub> (°C)	Interface	Package	AEC-	
	1:1	1:2	1:3	1:4	1:6	1:8	1:9			charge pump	temperature compensat.					Q100
PCF8566TS	24	48	72	96	-	-	-	2.5 to 6	2.5 to 6	N	N	69	-40 to 85	I <sup>2</sup> C	VSO40	N
PCF85162T	32	64	96	128	-	-	-	1.8 to 5.5	2.5 to 6.5	N	N	82	-40 to 85	I <sup>2</sup> C	TSSOP48	N
PCA85162T	32	64	96	128	-	-	-	1.8 to 5.5	2.5 to 8	N	N	110	-40 to 95	I <sup>2</sup> C	TSSOP48	Υ
PCF8551ATT <sup>©</sup>	36	72	108	144	-	-	-	1.8 to 5.5	1.8 to 5.5	N	N	32, 64, 96, 128 <mark>1</mark> 1	-40 to 85	I <sup>2</sup> C	TSSOP48	N
PCF8551BTT <sup>[6]</sup>	36	72	108	144	-	-	-	1.8 to 5.5	1.8 to 5.5	N	N	32, 64, 96, 128[1]	-40 to 85	SPI	TSSOP48	N
PCF85176T	40	80	120	160	-	-	-	1.8 to 5.5	2.5 to 6.5	N	N	82	-40 to 85	I <sup>2</sup> C	TSSOP56	N
PCA85176T	40	80	120	160	-	-	-	1.8 to 5.5	2.5 to 8	N	N	110	-40 to 95	I <sup>2</sup> C	TSSOP56	Υ
PCF85176H	40	80	120	160	-	-	-	1.8 to 5.5	2.5 to 6.5	N	N	82	-40 to 85	I <sup>2</sup> C	TQFP64	N
PCA85176H	40	80	120	160	-	-	-	1.8 to 5.5	2.5 to 8	N	N	82	-40 to 95	I <sup>2</sup> C	TQFP64	Υ
PCA8546ATT[5]	-	-	-	176	-	-	-	1.8 to 5.5	2.5 to 9	N	N	60 to 300[1]	-40 to 95	I <sup>2</sup> C	TSSOP56	Υ
PCA8546BTT[5]	-	-	-	176	-	-	-	1.8 to 5.5	2.5 to 9	N	N	60 to 300[1]	-40 to 95	SPI	TSSOP56	Υ
PCA8547AHT[3][5]	44	88		176	-	-	-	1.8 to 5.5	2.5 to 9	Υ	Υ	60 to 300[1]	-40 to 85	I <sup>2</sup> C	TQFP64	Υ
PCA8547BHT[3][5]	44	88		176	-	-	-	1.8 to 5.5	2.5 to 9	Υ	Υ	60 to 300[1]	-40 to 95	SPI	TQFP64	Υ
PCF85134HL	60	120	180	240	-	-	-	1.8 to 5.5	2.5 to 6.5	N	N	82	-40 to 85	I <sup>2</sup> C	LQFP80	N
PCA85134H	60	120	180	240	-	-	-	1.8 to 5.5	2.5 to 8	N	N	82	-40 to 95	I <sup>2</sup> C	LQFP80	Υ
PCF8545ATT <sup>[5]</sup>	-	-	-	176	252	320	-	1.8 to 5.5	2.5 to 5.5	N	N	60 to 300[1]	-40 to 85	I <sup>2</sup> C	TSSOP56	N
PCF8545BTT <sup>[5]</sup>	-	-	-	176	252	320	-	1.8 to 5.5	2.5 to 5.5	N	N	60 to 300[1]	-40 to 85	SPI	TSSOP56	N
PCF8536AT[4]	-	-	-	176	252	320	-	1.8 to 5.5	2.5 to 9	N	N	60 to 300[1]	-40 to 85	I <sup>2</sup> C	TSSOP56	N
PCF8536BT[4]	-	-	-	176	252	320	-	1.8 to 5.5	2.5 to 9	N	N	60 to 300[1]	-40 to 85	SPI	TSSOP56	N
PCA8536AT41	-	-	-	176	252	320	-	1.8 to 5.5	2.5 to 9	N	N	60 to 300[1]	-40 to 95	I <sup>2</sup> C	TSSOP56	Υ
PCA8536BT[4]	-	-	-	176	252	320	-	1.8 to 5.5	2.5 to 9	N	N	60 to 300[1]	-40 to 95	SPI	TSSOP56	Y
PCF8537AH[3]	44	88	-	176	276	352	-	1.8 to 5.5	2.5 to 9	Υ	Υ	60 to 300[1]	-40 to 85	I <sup>2</sup> C	TQFP64	N.
PCF8537BH[3]	44	88	-	176	276	352	-	1.8 to 5.5	2.5 to 9	Υ	Υ	60 to 300[1]	-40 to 85	SPI	TQFP64	N
PCA8537AH[3]	44	88	-	176	276	352	-	1.8 to 5.5	2.5 to 9	Υ	Υ	60 to 300[1]	-40 to 95	I <sup>2</sup> C	TQFP64	Y

Objective data sheet

Table 46. Selection of LCD segment drivers ...continued

Type nan	ne	Num	ber o	of ele	ment	s at I	MUX		V <sub>DD</sub> (V)	V <sub>LCD</sub> (V)	V <sub>LCD</sub> (V)	V <sub>LCD</sub> (V)	f <sub>fr</sub> (Hz)	T <sub>amb</sub> (°C)	Interface	Package	AEC-
		1:1	1:2	1:3	1:4	1:6	1:8	1:9			charge pump	temperature compensat.					Q100
PCA8537	'BH <mark>ଔ</mark>	44	88	-	176	276	352		1.8 to 5.5	2.5 to 9	Υ	Υ	60 to 300[1]	-40 to 95	SPI	TQFP64	Υ
PCA9620	)H <mark>[3]</mark>	60	120	-	240	320	480	-	2.5 to 5.5	2.5 to 9	Υ	Υ	60 to 300[1]	-40 to 105	I <sup>2</sup> C	LQFP80	Υ
PCA9620	)U <mark>[3]</mark>	60	120	-	240	320	480		2.5 to 5.5	2.5 to 9	Υ	Υ	60 to 300[1]	-40 to 105	I <sup>2</sup> C	bare die	Υ
PCF8552	DUG <mark>6</mark>	36	72	108	144	-	-	-	1.8 to 5.5	1.8 to 5.5	N	N	32, 64, 96, 128 <mark>[1]</mark>	-40 to 85	I <sup>2</sup> C	bare die	N
PCF8576	DU	40	80	120	160	-	-	-	1.8 to 5.5	2.5 to 6.5	N	N	77	-40 to 85	I <sup>2</sup> C	bare die	N
PCF8576	EUG	40	80	120	160	-	-	-	1.8 to 5.5	2.5 to 6.5	N	N	77	-40 to 85	I <sup>2</sup> C	bare die	N
PCA8576	FUG[5]	40	80	120	160	-	-	-	1.8 to 5.5	2.5 to 8	N	N	200	-40 to 105	I <sup>2</sup> C	bare die	Υ
PCF8513	3U	80	160	240	320	-	-	-	1.8 to 5.5	2.5 to 6.5	N	N	82, 110 <mark>2</mark>	-40 to 85	I <sup>2</sup> C	bare die	N
PCA8513	3U	80	160	240	320	-	-	-	1.8 to 5.5	2.5 to 8	N	N	82, 110 <mark>2</mark>	-40 to 95	I <sup>2</sup> C	bare die	Υ
PCA8523	3U	80	160	240	320	-	-	-	1.8 to 5.5	2.5 to 8	N	N	150,220 <mark>[2]</mark>	-40 to 105	I <sup>2</sup> C	bare die	Υ
PCF8513	2U	160	320	480	640	-	-	-	1.8 to 5.5	1.8 to 8	N	N	60 to 90[1]	-40 to 85	I <sup>2</sup> C	bare die	N
PCA8513	32U	160	320	480	640	-	-	-	1.8 to 5.5	1.8 to 8	N	N	60 to 90[1]	-40 to 95	I <sup>2</sup> C	bare die	Υ
PCA8523	32U	160	320	480	640	-	-	-	1.8 to 5.5	1.8 to 8	N	N	117 to 176[1]	-40 to 95	I <sup>2</sup> C	bare die	Υ
PCF8538	UG <u>[5][3]</u>	102	204	-	408	612	816	918	2.5 to 5.5	4 to 12	Υ	Υ	45 to 300[1]	-40 to 85	I <sup>2</sup> C, SPI <sup>2</sup>	bare die	N
PCA8538	8UG[3]	102	204	-	408	612	816	918	2.5 to 5.5	4 to 12	Υ	Υ	45 to 300[1]	-40 to 105	I <sup>2</sup> C, SPI <sup>2</sup>	bare die	Υ

Can be selected by command.

Can be selected by pin configuration.

Extra feature: Temperature sensor.

Extra feature: 6 PWM channels.

In development. Expected product release end of 2013.

In development. Expected product release mid of 2014.

# 100 x 18 Chip-On-Glass LCD dot matrix driver

## 20. Abbreviations

Table 47. Abbreviations

Table 47.	Abbieviations	~~>
Acronym	Description	>
AEC	Automotive Electronics Council	
CRC	Cyclical Redundancy Check	
COG	Chip-On-Glass	
DC	Direct Current	
EMC	ElectroMagnetic Compatibility	
ESD	ElectroStatic Discharge	
HBM	Human Body Model	
I <sup>2</sup> C	Inter-Integrated Circuit bus	
IC	Integrated Circuit	
ITO	Indium Tin Oxide	
LCD	Liquid Crystal Display	
LSB	Least Significant Bit	
MSB	Most Significant Bit	
MUX	Multiplexer	
OTP	One Time Programmable	
PCB	Printed-Circuit Board	
RC	Resistance-Capacitance	
RAM	Random Access Memory	
RMS	Root Mean Square	
SCL	Serial CLock line	
SDA	Serial DAta line	
SPI	Serial Peripheral Interface	
TC	Temperature Coefficient	

### 100 x 18 Chip-On-Glass LCD dot matrix driver

### 21. References

- [1] AN10170 Design guidelines for COG modules with NXP monochrome LCD drivers
- [2] AN10439 Wafer Level Chip Size Package
- [3] AN10706 Handling bare die
- [4] AN10853 ESD and EMC sensitivity of IC
- [5] IEC 60134 Rating systems for electronic tubes and valves and analogous semiconductor devices
- [6] IEC 61340-5 Protection of electronic devices from electrostatic phenomena
- [7] JESD22-A114 Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)
- [8] **JESD22-C101** Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components
- [9] JESD78 IC Latch-Up Test
- [10] **JESD625-A** Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices
- [11] UM10204 I<sup>2</sup>C-bus specification and user manual
- [12] UM10569 Store and transport requirements

# 100 x 18 Chip-On-Glass LCD dot matrix driver

## 22. Revision history

Table 48. Revision history

				1/2	
Document ID	Release date	Data sheet status	Change notice	Supersedes	
PCA8539 v.0.04	<tbd></tbd>	Objective data sheet	-	PCA8539 v.0.03	1
Modifications:	<ul> <li>added secu</li> </ul>	rity note section			
	<ul> <li>adjusted clo</li> </ul>	ock frequency values			
	<ul> <li>adjusted LC</li> </ul>	D supply current value		7	
	<ul> <li>corrected b</li> </ul>	are die outline drawing			
	<ul> <li>adjusted ris</li> </ul>	e and fall time values in SPI	-bus spec		
PCA8539 v.0.03	20130426	Objective data sheet	-	PCA8539 v.0.02	
PCA8539 v.0.02	20130423	Objective data sheet	2/	PCA8539 v.0.01	
PCA8539 v.0.01	-	Objective data sheet	<b>(</b> -)	-	

## 23. Legal information

### 23.1 Data sheet status

NXP Semiconduc	ctors	PCA8539
		100 x 18 Chip-On-Glass LCD dot matrix driver
		Ray Ray Ray
23. Legal infor	mation	
23.1 Data sheet	status	DRACTORACTO
Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status [3] information is available on the Internet at URL http://www.nxp.com

### 23.2 **Definitions**

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 23.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

### 100 x 18 Chip-On-Glass LCD dot matrix driver

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Bare die — All die are tested on compliance with their related technical specifications as stated in this data sheet up to the point of wafer sawing and are handled in accordance with the NXP Semiconductors storage and transportation conditions. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There are no post-packing tests performed on individual die or wafers.

NXP Semiconductors has no control of third party procedures in the sawing, handling, packing or assembly of the die. Accordingly, NXP Semiconductors assumes no liability for device functionality or performance of the die or systems after third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used.

All die sales are conditioned upon and subject to the customer entering into a written die sale agreement with NXP Semiconductors through its legal department.

### 23.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

### 24. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

# 100 x 18 Chip-On-Glass LCD dot matrix driver

### 25. Tables

Table 1.	Ordering information3
Table 2.	Ordering options3
Table 3.	Pin description of PCA8539DUG 6
Table 4.	Command execution sequence 8
Table 5.	Commands of PCA8539
Table 6.	Initialize - Initialize command bit description 9
Table 7.	Clear_reset_flag - Clear_reset_flag command bit
	description
Table 8.	OTP_refresh - OTP_refresh command bit
	description10
Table 9.	Clock_out_ctrl - CLK pin input/output switch
	command bit description10
Table 10.	Read_reg_select - select registers for readout
	command bit description
Table 11.	Read_status_reg - readout register command bit
T	description
Table 12.	Graphic_mode_cfg - graphic mode command bit
T	description
Table 13.	Sel_mem_bank - RAM access configuration
T. I. I. 44	command
Table 14.	,
T. I. I. 45	description
Table 15.	
	Write_data - data write bit description
	Entry_mode_set - entry mode bit description .15
Table 18.	Inversion_mode - inversion mode command bit
Table 10	description
Table 19.	Frame-frequency - frame frequency select
Table 20.	command bit description
Table 20.	
Table 21.	Display_control - Display control bit description . 17
Table 22.	Display_config - display configuration bit
	description
Table 23.	
	command bit description
Table 24.	Set VLCD - Set-V <sub>LCD</sub> command bit description19
Table 25.	Temperature ctrl - temperature measurement
	control command bit description 20
Table 26.	TC_slope - V <sub>LCD</sub> temperature compensation slope
	command bit description
Table 27.	Reset state of PCA8539
Table 28.	Temperature coefficients37
Table 29.	Calculation of the temperature compensating
	factor VT
Table 30.	Bias levels as a function of multiplex rate38
Table 31.	Display RAM bitmap45
Table 32.	Control byte description
Table 33.	I <sup>2</sup> C slave address byte
Table 34.	R/W-bit description
Table 35.	Serial interface
Table 36.	Subaddress byte definition
Table 37.	Limiting values
Table 38.	
Table 39.	•
Iania 40	I <sup>2</sup> C-bus timing characteristics 68

Table 41.	SPI-bus characteristics	05
Table 42.	Dimensions of PCA8539DUG	73
Table 43.	Bump locations of PCA8539DUG	73
Table 44.	Alignment marking	77
Table 45.	Specification of 3 inch tray details	79
Table 46.	Selection of LCD segment drivers	80
Table 47.	Abbreviations	82
Table 48.	Revision history	84

PCA8539

# 100 x 18 Chip-On-Glass LCD dot matrix driver

## 26. Figures

Fig 1.	Block diagram of PCA8539
Fig 2.	Pin configuration for PCA8539DUG
Fig 3.	Illustration of the display configuration bit P 18
Fig 4.	Recommended start-up sequence when using the
3	internal charge pump and the internal clock signal
	24
Fig 5.	Recommended start-up sequence when using an
5	externally supplied V <sub>LCD</sub> and the internal clock
	signal
Fig 6.	Recommended start-up sequence when using the
g o.	internal charge pump and an external clock signal
	25
Fig 7.	Recommended start-up sequence when using an
i ig 7.	externally supplied V <sub>LCD</sub> and an external clock
	signal
Eia 0	Recommended power-down sequence for minimum
Fig 8.	
	power-down current when using the internal charge
F: 0	pump and the internal clock signal
Fig 9.	Recommended power-down sequence when using
	an externally supplied V <sub>LCD</sub> and the internal clock
	signal
Fig 10.	Recommended power-down sequence when using
	the internal charge pump and an external clock
	signal
Fig 11.	Recommended power-down sequence when using
	an externally supplied V <sub>LCD</sub> and an external clock
	signal
Fig 12.	PCA8539 connected to a dot-matrix LCD (multiplex
	drive mode 1:12)
Fig 13.	Typical system configuration if using the internal
	V <sub>LCD</sub> generation and I <sup>2</sup> C-bus30
Fig 14.	Typical system configuration if using the external
Ū	V <sub>LCD</sub> and SPI-bus30
Fig 15.	V <sub>LCD</sub> generation including temperature
J	compensation
Fig 16.	V <sub>LCD</sub> programming of PCA8539 (assuming
J	VT[8:0] = 0h)
Fig 17.	$V_{LCD}$ with respect to $I_{load}$ at $V_{DD2}$ = 2.5 V 34
Fig 18.	$V_{LCD}$ with respect to $I_{load}$ at $V_{DD2} = 5 \text{ V} \dots 3^4$
Fig 19.	$V_{LCD}$ with respect to $I_{load}$ at $V_{DD2} = 5 \text{ V} \dots 35$
Fig 20.	Temperature measurement block with digital
g <b>_</b> 0.	temperature filter
Fig 21.	Temperature measurement delay
Fig 22.	Example of segmented temperature coefficients. 37
Fig 23.	Electro-optical characteristic: relative transmission
1 lg 23.	curve of the liquid
Fig 24.	Waveforms for the 1:18 multiplex drive mode. 5 bias
riy 24.	
F: 0F	levels, character mode, frame inversion mode4
Fig 25.	Waveforms for the 1:12 multiplex drive mode, 5 bias
	levels, character mode, R8 to R15 and R17 open,
E: 00	frame inversion mode
Fig 26.	RAM access flowchart
Fig 27.	Logic diagram of the CRC8 generator4
Fig 28.	Checksum generation
Fig 29.	Control byte format5
Fig 30.	SDAOUT and SDAIN configuration

	Bit transfer	
Fig 32.	Definition of START and STOP conditions	53
Fig 33.	System configuration	53
Fig 34.	Acknowledgement on the I <sup>2</sup> C-bus	54
Fig 35.	I <sup>2</sup> C-bus protocol write mode	
Fig 36.	I <sup>2</sup> C-bus protocol read mode	56
Fig 37.	SPI data transfer overview	57
Fig 38.	SPI-bus write example	58
Fig 39.	Device protection diagram	59
Fig 40.	Typical I <sub>DD1</sub> with respect to temperature	65
Fig 41.	Typical I <sub>DD2</sub> with respect to temperature	65
Fig 42.	Typical I <sub>DD(LCD)</sub> with respect to temperature	66
Fig 43.	Typical V <sub>LCD</sub> variation with respect to temperature	€.
	66	
Fig 44.	Typical frame frequency variation with respect to	
	temperature	
Fig 45.	Measurement temperature variation with respect	to
	temperature	
Fig 46.	Driver timing waveforms	69
Fig 47.	I <sup>2</sup> C-bus timing diagram	69
Fig 48.	SPI-bus timing	70
Fig 49.	Bare die outline of PCA8539DUG	72
Fig 50.	Alignment marks	
Fig 51.	Tray details of PCA8539U	
Fig 52.	Die alignment in the tray	79

## 27. Contents

NXP Semiconductors			PCA8539  100 x 18 Chip-On-Glass LCD dot matrix driver		
		10	00 x 18 Chip-On-Glass LCD dot matrix driver		
			Op Op Op		
<b>27</b> . <b>0</b>	Contents		DRAN DRAN DRAN		
1	General description	8.4.1	V <sub>LCD</sub> pins		
2	Features and benefits	8.4.2	External V <sub>LCD</sub> supply		
3	Applications	8.4.3	Internal V <sub>LCD</sub> generation		
4	Ordering information	8.4.3.1	V <sub>LCD</sub> programming		
<b>4</b> .1	Ordering options	8.4.4	V <sub>LCD</sub> drive capability		
5	Marking	8.4.5	Temperature measurement and temperature		
		0454	compensation of V <sub>LCD</sub>		
6	Block diagram 4	8.4.5.1 8.4.5.2	Temperature readout		
7	Pinning information 5	8.4.5.3	Example calculation of V <sub>offset(LCD)</sub>		
7.1 7.2	Pinning	8.4.6	LCD bias voltage generator		
	Pin description 6	8.4.6.1	Electro-optical performance		
8	Functional description 8	8.4.7	LCD drive mode waveforms 40		
8.1	Commands of PCA8539	8.5	Display RAM and general-purpose RAM 43		
8.1.1 8.1.1.1	General control commands	8.5.1	Checksum		
8.1.1.2		8.5.2	Display RAM and multiplex drive modes 44		
8.1.1.3	Command: Clear_reset_flag	8.5.2.1	Display RAM addressing 50		
8.1.1.4	Command: Clock_out_ctrl	8.5.3	General-purpose RAM 50		
8.1.1.5	Command: Read_reg_select	8.5.3.1	General-purpose RAM addressing 50		
8.1.1.6	Command: Read_status_reg	9	Bus interfaces		
8.1.1.7	Command: Graphic_mode_cfg 12	9.1	Control byte and register selection 51		
8.1.1.8	Command: Sel_mem_bank	9.2	I <sup>2</sup> C interface		
8.1.1.9	Command: Set_mem_addr	9.2.1	Bit transfer		
8.1.1.10	_	9.2.2	START and STOP conditions 53		
8.1.1.11	_	9.2.3	System configuration		
8.1.2	Display control commands 15	9.2.4	Acknowledge         53           I²C-bus controller         54		
8.1.2.1	Command: Entry_mode_set	9.2.5 9.2.6			
8.1.2.2	Command: Inversion_mode	9.2.7	Input filters		
8.1.2.3	Command: Frame_frequency	9.2.8	I <sup>2</sup> C-bus protocol		
8.1.2.4	Command: Display_control	9.3	SPI interface		
8.1.2.5 8.1.3	Command: Display_config	9.3.1	SPI-bus data transfer		
0.1.3	19	10	Internal circuitry 59		
8.1.3.1	Command: Charge_pump_ctrl 19	11	Safety notes		
8.1.3.2	Command: Set VLCD	12			
8.1.4	Temperature compensation control commands		Limiting values		
	20	13	Static characteristics 62		
8.1.4.1	Command: Temperature_ctrl 20	14	Dynamic characteristics		
8.1.4.2	Command: TC_slope 21	14.1	General timing characteristics 68		
8.2	Start-up and shut-down	14.2	I <sup>2</sup> C-bus timing characteristics		
8.2.1	Initialization	14.3	SPI-bus timing characteristics 69		
8.2.2	Reset pin function	15	Test information		
8.2.3	Power-down pin function	15.1	Quality information		
8.2.4	Recommended start-up sequences	16	Bare die outline		
8.2.5	Recommended power-down sequences 26	17	Handling information		
8.3 8.4	Possible display configurations	18	Packing information 78		
J. <del>-</del> T	202 voltago	18.1	Packing information on the tray 78		

continued >>

# 100 x 18 Chip-On-Glass LCD dot matrix driver

19	Appendix	80
19.1	LCD segment driver selection	80
20	Abbreviations	82
21	References	83
22	Revision history	84
23	Legal information	85
23.1	Data sheet status	85
23.2	Definitions	85
23.3	Disclaimers	85
23.4	Trademarks	86
24	Contact information	86
25	Tables	87
26	Figures	88
27	Contents	20

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.