CAAM 520: COMPUTATIONAL SCIENCE II HOMEWORK 4.

WEI WU

1. Introduction

In this project, we build upon the previous project: we parallelize our linear system solver using CUDA.

2. Partition of Parallel Work

I partitioned the parallel work such that each CUDA thread computes one update for a given x,y coordinate, specified by i, j. Below is my implementation of Jacobi kernel. The key part is the mapping from blockIdx.x and threadIdx to i (similarly for j).

```
__global__ void Jacobi(float* unew_c, float* u_c, float* f_c, int N){
float invD = 1./4.0f; // factor of h cancels out

printf("Jacobi");
const int i = blockIdx.x*blockDim.x + threadIdx.x;
const int j = blockIdx.y*blockDim.y + threadIdx.y;
const int id = i + j*(N+2); // x-index first

// warp divergence?
if (i >= 1 && j >= 1 && i <= N && j <= N){
    const float Ru = -u_c[id-(N+2)]-u_c[id+(N+2)]
    -u_c[id-1]-u_c[id+1];
    const float rhs = invD*(f_c[id]-Ru);
    unew_c[id] = rhs;
//printf("unew_c[%d] : %g\n", id, unew_c[id]);
}
}</pre>
```

To do reduction, I applied sequential addressing from our lecture notes. It is shown in the code snippet below.

```
// sequential addressing reduction kernel. Modified from class notes
__global__ void reduce2(int N, float *x1, float *x2, float *xout){
   __shared__ float s_x[p_Nthreads];

const int tid = threadIdx.x;
const int i = blockIdx.x*blockDim.x + tid;
```

1

2 WEI WU

```
// load smem
s_x[tid] = 0;
//printf("x2[%d] : %g\n", i, x1[i]);
if (i < N){</pre>
s_x[tid] = (x1[i] - x2[i])*(x1[i] - x2[i]);
__syncthreads();
for (unsigned int s = blockDim.x/2; s > 0; s /= 2){
if (tid < s){
s_x[tid] += s_x[tid+s]; // fewer bank conflicts
__syncthreads();
if (tid==0){
xout[blockIdx.x] = s_x[0];
}
// compute square of residual
float residual_square(float* x1, float* x2, int N){
float res2 = 0.0f;
float *xout_c;
int Nthreads = p_Nthreads;
int Nblocks = ((N+2)*(N+2)+Nthreads-1)/Nthreads;
dim3 threadsPerBlock(Nthreads,1,1);
dim3 blocks(Nblocks,1,1);
float *xout = (float*)malloc(Nblocks*sizeof(float));
cudaMalloc(&xout_c, Nblocks*sizeof(float));
reduce2 <<< blocks, threadsPerBlock >>> ((N+2)*(N+2), x1, x2, xout_c);
cudaMemcpy(xout, xout_c, Nblocks*sizeof(float), cudaMemcpyDeviceToHost);
for (int i = 0; i < Nblocks; i++){</pre>
res2 += xout[i];
cudaFree(xout_c);
return res2;
}
```

3. Correctness

I compare the results of my code with the serial version in homework 1. For any given number of threads, my code finishes with the same number of iterations and reached the same Max error as in the serial version. For example, for a quick comparision, when N = 2, tol = 1e-6, my CUDA

implementation finishes within 19 iterations and Max error at 0.0175602, which is the same as the serial code. Full results of the experiment could be found in log file.

4. Computational Performance

I experimented with different N and different thread-block size, and I documented their runtime, computational throughput, and arithmetic intensity of each kernels.

Table 1. threads/block = 1024, tol = 1e-6, reduce 2

N	DMWT	DMRT	FC(float)	Time(s)	Bandwith	Throughput
100	352.69 MB/s	46.016 MB/s	30914	$31.612 \mathrm{ms}$	$0.399 \mathrm{GB/s}$	9.78e-4 GFLOPs/sec
150	$423.72 \mathrm{MB/s}$	$31.064 \mathrm{MB/s}$	68590	$111.97\mathrm{ms}$	$0.455 \mathrm{GB/s}$	6.12e-4 GFLOPs/sec
200	$503.20 \mathrm{MB/s}$	24.067 MB/s	121164	$305.65\mathrm{ms}$	$0.526 \mathrm{GB/s}$	3.96e-4 GLOPs/sec

Table 2. threads/block = 1024, tol = 1e-6, Jacobi

N DMWT DMRT FC(float) Time(s) Bandy	with Throughput
100 14.082GB/s 193.68MB/s 50000 21.873ms 14.28C	GB/s 2.38e-3 $GFLOPs/sec$
150 14.806GB/s 475.12MB/s 112500 55.946ms 15.28C	GB/s 2.01e-3 $GFLOPs/sec$
200 19.500GB/s 119.75MB/s 200000 157.22ms 19.62C	GB/s 1.27e-3 $GFLOPs/sec$

Table 3. threads/block = 256, tol = 1e-6, reduce 2

N	DMWT	DMRT	FC(float)	Time(s)	Bandwith	Throughput
100	404.15 MB/s	34.044 MB/s	30573	$46.088 \mathrm{ms}$	$0.44 \mathrm{GB/s}$	6.63-4 GFLOPs/sec
150	$532.64 \mathrm{MB/s}$	$22.320 \mathrm{MB/s}$	67868	$170.75 \mathrm{ms}$	$0.55 \mathrm{GB/s}$	3.97-4 GFLOPs/sec
200	$597.81 \mathrm{MB/s}$	$16.118 \mathrm{MB/s}$	119873	$489.41\mathrm{ms}$	$0.61 \mathrm{GB/s}$	2.45-4 GFLOPs/sec

Table 4. threads/block = 256, tol = 1e-6, Jacobi

N	DMWT	DMRT	FC(float)	Time(s)	Bandwith	Throughput
100	$15.983 \mathrm{GB/s}$	309.13 MB/s	50000	$21.601 \mathrm{ms}$	$16.29 \mathrm{GB/s}$	2.31e-3 GFLOPs/sec
150	$14.518 \mathrm{GB/s}$	424.15 MB/s	112500	$64.363 \mathrm{ms}$	$14.94 \mathrm{GB/s}$	1.75e-3 GFLOPs/sec
200	$19.236 \mathrm{GB/s}$	$114.51 \mathrm{MB/s}$	200000	$160.83\mathrm{ms}$	$19.35 \mathrm{GB/s}$	1.24e-3 GFLOPs/sec

5. Roofline Model

The computational performance is not very good. Most of the points are at the hill of the roofline model.

4 WEI WU




FIGURE 1. Roofline.