



High-Level
Architecture of
CPU for
EE119 AVR