```
@ boot.s
                                                                        (a
(a
                                                                        a
@ Bootloader for the EE52 ARM VoIP phone project. It sets up any registers
                                                                        (a
@ needed to copy the main program from the external parallel ROM to the
                                                                        (a
@ external SRAM. This includes the following peripherals:
@
   - Clock
   - ROM and SRAM chips selects
 It then copies the main program from the ROM to the SRAM and jumps to the
 beginning of code in the SRAM.
(a
                                                                        (a
@
 Revision History:
                                                                        (a
                                                                        (a
(a
@
                                                                        @
   2010/02/02 Joseph Schmitz Modified code from Arthur Chang to make it
@
                             available to the students.
@
                                                                        @
@
   2011/01/27 Joseph Schmitz Split from crt0.s to boot.s
                                                                        @
@
                                                                        @
@
   2011/01/31 Joseph Schmitz Updated exception vectors to include special
                                                                        @
9
                             word value at ARM vector 6. (see 13.3.2)
                                                                        @
@
                                                                        (a
@
   2011/02/06 Joseph Schmitz Added documentation on exception vectors.
                                                                        (a
@
@
   2017/05/21 William Werst
                            Modified to work for this project
"at91rm9200.inc"
.include
           "system.inc"
.include
           "macro.inc"
.include
.include
           "boot.inc"
.text
.arm
@ Start of the IRQ vector table. This defines the interrupt handler for each
@ type of interrupt. Must be at the memory address 0x0 (remapped at boot).
@ Exception
                         Description
@
@ Reset
                         Occurs when the processor reset pin is asserted.
@
                         This exception is only expected to occur for
@
                         signalling power-up, or for resetting as if the
@
                         processor has just powered up. A soft reset can be
@
                         done by branching to the reset vector (0x0000).
                         Occurs if neither the processor, or any attached
 Undefined Instruction
                         coprocessor, recognizes the currently executing
                         instruction. Software Interrupt (SWI) This is a
@
@
                         user-defined synchronous interrupt instruction. It
@
                         allows a program running in User mode, for example,
@
                         to request privileged operations that run in
@
                         Supervisor mode, such as an RTOS function.
@ Sofwarte Interrupt
                         Occurs when the processor generates a software
                         interrupt.
@
@ Prefetch Abort
                         Occurs when the processor attempts to execute an
                         instruction that has prefetched from an illegal
```

```
@
@ Data Abort
                          Occurs when a data transfer instruction attempts to
                           load or store data at an illegal address.
a
@
@ Vector 6
                           Used to specify the number of bytes to download from
                           and external boot memory into internal SRAM on
@
                           reset.
@
@ IRQ
                          Occurs when the processor external interrupt request
@
                           pin is asserted (LOW) and the I bit in the CPSR is
@
                           clear.
@ FIQ
                          Occurs when the processor external fast interrupt
@
                           request pin is asserted (LOW) and the F bit in the
@
                           CPSR is clear.
@
@ The format is as follows:
            Reset vector
@
   reset:
             Undefine instruction
@
   undef:
@
   swi:
             Software interrupt
             Prefect abort
@
   abort:
(a
             Data abort
   data:
9
   btldr:
            Defines how much data to download from the boot memory
             Normal interrupt (low priority). Actual ISR address loaded from AIC
@
             Fast interrupt (high priority)
IRQTable:
.org 0x0
   reset:
       В
           _start
   undef:
           undef
       В
   swi:
           swi
       В
   prefetch:
          prefetch
       В
   data:
       В
           data
   btldr:
       .word 0x00000008
   irq:
       LDR PC, [PC, \#-0xF20]
   fiq:
       В
          fiq
.org 0x20
.global _start
_start:
@ In this file you must do the following (at least for now):
@
   - Switch to the master clock
   - Wait for it to stabilize. The datasheet tells you how long this will
     take. You will need to force your CPU to do no external memory
     operations during this time. There is an easy way to do this, but
(d
@
     think about it and only ask me if you still can't come up with anything.
```

```
- Set up the chip selects for SRAM/ROM
@Configure PLLA for DIVA = 5, MULA = 22
   mSET HREG PMC PLLAR, PMC PLLAR VAL
   @Configure MCK @MDIV = 00, PRES = 001, CSS = 10
   @First, need to change one value at a time, so change CSS first
   LDR r0,
                 =PMC MCKR
                                    @Load PMC MCKR address
   LDR r1,
                 [r0]
                                    @Load current PMC MCKR value
   LDR r0,
                 =PMC MCKR VAL
                                    @Check current value to see if any changes
   CMP r1,
                                    @Because clock ready bit will not go
   BEQ DoneMCK
                                    @high if the same value is re-written.
             r1, #0xFFFFFFFC
                                    @Mask out CSS bits
   AND r1,
   LDR r0, = (PMC MCKR VAL & 0x03)
                                    @Load the CSS component of final MCKR value
                r0
   ORR r1,
                                    @Merge current PRES value with new CSS
                  =PMC MCKR
   LDR r0,
                                    @Load PMC MCKR address
   STR r1, [r0]
                                    @Store intermediate value in MCKR
   LDR r2, =2000
                                    @Clock initialization timeout
WaitMCKRDY:
   SUBS r2, r2, #1
                                    @Timeout
   BLO DoneMCKRDY
   LDR r0, =PMC SR
   LDR r1, [r0]
   TST r1, #0x8
   BEO WaitMCKRDY
   @B DoneMCKRDY
DoneMCKRDY:
   mSET HREG PMC MCKR, PMC MCKR VAL
   mSET HREG PMC MCKR, (PMC MCKR VAL | (PMC MCKR MDIV << 8))
   @B DoneMCK
DoneMCK:
   @Configure Peripheral clock
   mSET_HREG PMC_PCER, PMC_PCER_VAL
   @Configure PCK0
   mSET HREG PMC PCK0, PMC PCK0 VAL
   @Configure PCK1
   @mSET HREG PMC PCK1, PMC PCK1 VAL
   @Configure PIOA
   @mSET HREG PIOA BSR, PIOA BSR VAL
   @mSET HREG PIOA OER, PIOA OER VAL
   @mSET HREG PIOA PDR, PIOA PDR VAL
   @Configure PIOB
   mSET HREG PIOB ASR, PIOB ASR VAL
   mSET HREG PIOB OER, PIOB OER VAL
   mSET HREG PIOB PDR, PIOB PDR VAL
   @Enable PCKO, PCK1 output
   mSET HREG 0xFFFFFC00, 0x00000300
   @Setup SRAM
```

```
mSET HREG SMC CSR1, SMC CSR1 VAL
    @Setup DRAM
    mSET HREG SMC CSR2, SMC CSR2 VAL
    @Setup ROM
    mSET HREG SMC CSR7, SMC CSR7 VAL
    \ensuremath{\texttt{@QQ}} Verify DRAM and SRAM are functioning
    @@Check SRAM valid
    @Test SRAM
    LDR r0, =SRAM START
    LDR r1, =SRAM SIZE
    BL mem_test
    CMP
         r0,
                   #TRUE
    BNE
          memtestfail
    @Test DRAM
    LDR r0, =DRAM START
    LDR r1, =DRAM SIZE
    BL mem test
    CMP
         r0,
                    #TRUE
    BNE
           memtestfail
    000 Copy Code from External ROM -> External SRAM 000000000000000
    LDR r0, =SRAM SIZE - 4
           r1,
    LDR
                   =ROM START
    LDR
           r2,
                   =SRAM START
CopyROMToSRAM:
          r3,
                   [r1, r0]
   LDR
    STR
           r3,
                   [r2, r0]
                   #4
           r0,
    SUBS
          CopyROMToSRAM
    @Check that code loaded into SRAM matches code in ROM
    LDR r0, =SRAM SIZE - 4
                   =ROM START
   LDR
          r1,
    LDR
                   =SRAM START
           r2,
CheckCopyToSRAM:
   LDR
          r3,
                   [r1, r0]
    LDR
           r4,
                   [r2, r0]
    CMP
           r3,
                   r4
           LoadToSRAMFailed
    BNE
    SUBS
           r0,
                   #4
    BHS
           CheckCopyToSRAM
    @@@ Branch to the Main Body of Code Now Located in the External SRAM @@@@@@@@@@
    @Uncomment this to branch to the copied code
    BL
           SRAM START
@If don't want to branch to low level init, fall through to BootEndLoop
BootEndLoop:
    B BootEndLoop
memtestfail:
   B memtestfail
LoadToSRAMFailed:
   B LoadToSRAMFailed
.end
```