

```

#####
@
@ boot.s
@
@ Bootloader for the EE52 ARM VoIP phone project.  It sets up any registers
@ needed to copy the main program from the external parallel ROM to the
@ external SRAM.  This includes the following peripherals:
@
@   - Clock
@   - ROM and SRAM chips selects
@
@ It then copies the main program from the ROM to the SRAM and jumps to the
@ beginning of code in the SRAM.
@
@ Revision History:
@
@   2010/02/02  Joseph Schmitz  Modified code from Arthur Chang to make it
@                               available to the students.
@
@   2011/01/27  Joseph Schmitz  Split from crt0.s to boot.s
@
@   2011/01/31  Joseph Schmitz  Updated exception vectors to include special
@                               word value at ARM vector 6. (see 13.3.2)
@
@   2011/02/06  Joseph Schmitz  Added documentation on exception vectors.
@
@   2017/05/21  William Werst   Modified to work for this project
@
#####

.include      "at91rm9200.inc"
.include      "system.inc"
.include      "macro.inc"
.include      "boot.inc"


.text
.arm

@@@ Exception Vectors @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
@
@ Start of the IRQ vector table.  This defines the interrupt handler for each
@ type of interrupt.  Must be at the memory address 0x0 (remapped at boot).
@
@ Exception          Description
@
@ Reset              Occurs when the processor reset pin is asserted.
@                    This exception is only expected to occur for
@                    signalling power-up, or for resetting as if the
@                    processor has just powered up. A soft reset can be
@                    done by branching to the reset vector (0x0000).
@
@ Undefined Instruction  Occurs if neither the processor, or any attached
@                        coprocessor, recognizes the currently executing
@                        instruction.  Software Interrupt (SWI) This is a
@                        user-defined synchronous interrupt instruction. It
@                        allows a program running in User mode, for example,
@                        to request privileged operations that run in
@                        Supervisor mode, such as an RTOS function.
@
@ Sofwarte Interrupt   Occurs when the processor generates a software
@                        interrupt.
@
@ Prefetch Abort       Occurs when the processor attempts to execute an
@                        instruction that has prefetched from an illegal

```

```
IRQTable:
.org 0x0

reset:
    B    _start
undef:
    B    undef
swi:
    B    swi
prefetch:
    B    prefetch
data:
    B    data
btldr:
    .word 0x00000008
irq:
    LDR PC, [PC, #-0xF20]
fiq:
    B    fiq
```

```
.global _start
start:
```

```
@ In this file you must do the following (at least for now):
@
@   - Switch to the master clock
@
@   - Wait for it to stabilize. The datasheet tells you how long this will
@     take. You will need to force your CPU to do no external memory
@     operations during this time. There is an easy way to do this, but
@     think about it and only ask me if you still can't come up with anything.
@
```

©

```
@Configure PLLA for DIVA = 5, MULA = 22
```

BEQ DoneMCK	@high if the same value is re-written.
-------------	--

@B DoneMCKRDY

```
@Setup SRAM
```

```

mSET_HREG SMC_CSR1, SMC_CSR1_VAL

@Setup DRAM
mSET_HREG SMC_CSR2, SMC_CSR2_VAL

@Setup ROM
mSET_HREG SMC_CSR7, SMC_CSR7_VAL

@@@ Verify DRAM and SRAM are functioning
@@Check SRAM valid

@Test SRAM
LDR r0, =SRAM_START
LDR r1, =SRAM_SIZE
BL mem_test
CMP r0, #TRUE
BNE memtestfail

@Test DRAM
LDR r0, =DRAM_START
LDR r1, =DRAM_SIZE
BL mem_test
CMP r0, #TRUE
BNE memtestfail

@@@ Copy Code from External ROM -> External SRAM @@@@@@@@@@@@@@
LDR r0, =SRAM_SIZE - 4
LDR r1, =ROM_START
LDR r2, =SRAM_START
CopyROMToSRAM:
LDR r3, [r1, r0]
STR r3, [r2, r0]
SUBS r0, #4
BHS CopyROMToSRAM

@Check that code loaded into SRAM matches code in ROM
LDR r0, =SRAM_SIZE - 4
LDR r1, =ROM_START
LDR r2, =SRAM_START
CheckCopyToSRAM:
LDR r3, [r1, r0]
LDR r4, [r2, r0]
CMP r3, r4
BNE LoadToSRAMFailed
SUBS r0, #4
BHS CheckCopyToSRAM
@@@ Branch to the Main Body of Code Now Located in the External SRAM @@@@@@@@@@@@@@

@Uncomment this to branch to the copied code
BL SRAM_START

@If don't want to branch to low_level_init, fall through to BootEndLoop
BootEndLoop:
B BootEndLoop

memtestfail:
B memtestfail

LoadToSRAMFailed:
B LoadToSRAMFailed

.end

```