```
MODULE DRAM
TITLE 'DRAM Interface - State Machine Version'
" DRAM Interface EE52 Project
" Description: Controls DRAM access
" Revision History:
" Will Werst 3/12/2017 Wrote code
" Pins
       pin
                                 input
                                         unused
       pin
            2
                                 input
                                         unused
       pin
            3
                                 input
                                         unused
            4
       pin
                                 input
                                         unused
       pin
            5
                                 input
                                         unused
            6
       pin
                                 input
                                         unused
      pin
            7
                                 input
                                         unused
      pin
           8
                                 input
                                         unused
            9
      pin
                                 input
                                         unused
      pin
           10
                                 input
                                         unused
      pin
           11
                                 input
                                         unused
      pin
           12
                                 input
                                         unused
            13
      pin
                                input
                                         unused
                                input
       pin
           14
                                         unused
                                "JTAG NTRST input
!JTAG NTRST pin
                  15;
                                "Reset input
!NReset pin 16;
!NTRST pin
            17 ISTYPE 'com'; "TRST output
                                "RAS line
RAS
            18 ISTYPE 'com';
      pin
      pin
           19 ISTYPE 'com'; "CAS line
CAS
!DRAM WE pin 20 ISTYPE 'com'; "Write Enable Line to DRAM
!R A EN pin 21 ISTYPE 'com'; "Buffer row address enable
!C A EN pin 22 ISTYPE 'com'; "Buffer column address enable line
      pin
             23
                                input unused
      pin
            24
                                 input unused
            25;
                                "input chip select
!NCS
      pin
                                "input for whether write access
!NWE
      pin
           26;
!NWAIT pin
            27 ISTYPE 'reg'; "output for making cpu wait for refresh finish
!MCLK
      pin 28;
                                 "main clock input
                                 "refresh clock input
!RCLK
      pin 29;
      pin
           13
                                 output unused
           14
      pin
                                 output unused
      pin
           15
                                 output unused
      pin 16
                                 output unused
      pin 37
                   ISTYPE 'reg'; "output state bit 0
St0
      pin 38
                  ISTYPE 'reg'; "output state bit 1
St1
                  ISTYPE 'reg'; "output state bit 2
St2
      pin 39
                ISTYPE 'reg'; "output state bit 3
ISTYPE 'reg'; "output state bit 4
ISTYPE 'reg'; "refresh request bit
St3
      pin 40
St4
      pin 41
RefRqst pin
RefInProgress pin ISTYPE 'reg SR'; "bit indicating refresh just finished, used to
implement logic for holding nwait one more cycle
RefInProgressDelay pin ISTYPE 'reg D';
      pin
           17
                                 output unused
       pin
            18
                                 output unused
```

```
StateBits = [St4, St3, St2, St1, St0];
                                            " state bits
                                         " state assignments
                      0,
                           0,
Tdle
                 Ο,
                              Ο,
                                    0 ];
                                             " idle state (waiting for a cycle to start)
           = [
Access0
                      0,
                              0,
                                             " enable row address for Access
           = [
                 Ο,
                         Ο,
                                   1 ];
                 Ο,
                      0,
                         Ο,
                                            " RAS line low
Access1
          = [
                              1,
                                   0 ];
                         0,
Access2
          = [
                 Ο,
                     Ο,
                              1,
                                   1 ];
                                            " disable row address for Access
                     0,
                         1,
                              Ο,
Access3
          = [
                 Ο,
                                  0 ];
                                            " enable column address for Access
                     Ο,
                              Ο,
          = [
                 Ο,
                          1,
                                   1 ];
                                           " CAS line low
Access4
          = [
                     Ο,
                              1,
                          1,
                                  0 ];
                                           " Wait for data access
Access5
                 Ο,
          = [
                              1,
                                  1 ];
                                           " Wait for data access
                      Ο,
Access6
                 Ο,
                           1,
          = [
                                           " Wait for data access
" RAS, CAS line high
                               Ο,
                               0, 0 ];
0, 1 ];
Access7
                 Ο,
                      1,
                          Ο,
          = [
                 Ο,
                      1,
                          Ο,
Access8
                 Ο,
                                           " Pre-charge
          ] =
                      1,
                          Ο,
                              1, 0];
Access9
                 Ο,
                          0,
                                            " Pre-charge
Access10
                     1,
                              1, 1];
           = [
                              Ο,
                                            " CAS low
                     1,
                                  0 ];
Ref0
                 Ο,
                          1,
                                            " RAS low
Ref1
          = [
                 Ο,
                     1,
                          1,
                              0, 1];
                     1,
                              1,
                                            " Wait
Ref2
          = [
                 Ο,
                                  0 1;
                          1,
          = [
                     1,
                          1,
                               1,
                                   1 ];
                                            " Wait
Ref3
                Ο,
                     0,
                          Ο,
                              0,
          = [
                                            " Wait
                                   0 ];
Ref4
                 1,
          = [
                     Ο,
                                   1 ];
                                            " RAS, CAS high
                          Ο,
Ref5
                 1,
                               Ο,
          = [
                     Ο,
                                   0 ];
                                           " Pre-charge
                          Ο,
Ref6
                 1,
                               1,
           = [
                                            " Pre-charge
Ref7
                 1,
                      Ο,
                          Ο,
                               1,
                                    1 ];
           = [
Inval0
                 1,
                      Ο,
                               0,
                                    0 ];
                           1,
                     0,
          = [
                 1,
                               Ο,
Inval1
                           1,
                                    1 ];
                                    0 ];
Inval2
                 1,
                    Ο,
                          1,
                               1,
Inval3
           = [
                 1,
                    0,
                               1,
                          1,
                                    1 ];
                          0,
                               0,
Inval4
          = [
                 1,
                     1,
                                   0 1;
                 1,
                     1,
                          0,
Inval5
          = [
                              Ο,
                                  1 ];
                 1,
                     1,
                              1,
          = [
Inval6
                          Ο,
                                   0 1;
                 1,
                              1,
          = [
                     1,
                                   1 ];
0 ];
Inval7
                          Ο,
                                             " Invalid state
          = [
                          1,
                              Ο,
                                           " Invalid state
Inval8
                     1,
                 1,
           = [
                              0,
                                  1 ];
                 1,
                                           " Invalid state
Inval9
                     1,
                           1,
           = [
                                           " Invalid state
Inval10
                 1,
                      1,
                               1, 0];
                           1,
                                           " Invalid state
Inval11
                      1,
                                    1 ];
                           1,
EQUATIONS
" NWAIT equation
NWAIT := (NCS & (RefInProgress));
NTRST = NReset & JTAG NTRST;
DRAM WE = NWE & NCS;
" clocks for the registered outputs (state bits)
StateBits.CLK = MCLK; " use the global clock pin
NWAIT.CLK = !MCLK;
RefInProgress.S = (StateBits == Ref0);
RefInProgress.R = (StateBits == Idle);
RefInProgress.CLK = MCLK;
RefInProgressDelay.D = RefInProgress;
RefInProgressDelay.CLK = MCLK;
RefRqst.CLK = RCLK;
RefRqst.AR = (StateBits == Ref7);
RefRqst := 1;
                              " a Mealy state machine
STATE DIAGRAM StateBits
STATE Idle:
                              " in the idle state waiting for an access
```

```
RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   RAEN = 0;
   C A EN = 0;
   IF (NReset) THEN Idle;
   ELSE IF (RefRqst) THEN Ref0;
   "ELSE IF (NCS & NWE) THEN Write0;
   ELSE IF (NCS) THEN
                        Access0;
   ELSE
                              Idle;
                                        " otherwise just stay here
STATE Access0:
  RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   RAEN = 1;
   C_A_EN = 0;
   IF (NReset) THEN
                          Idle;
   ELSE
                          Access1;
STATE Access1:
  RAS = 0;
   CAS = 1;
   "DRAM WE = 1;
   RAEN = 1;
   C_A_EN = 0;
   IF (NReset) THEN
                          Idle;
   ELSE
                          Access2;
STATE Access2:
  RAS = 0;
   CAS = 1;
   "DRAM WE = 1;
   RAEN=0;
   C_A_EN = 0;
   IF (NReset) THEN
                          Idle;
   ELSE
                          Access3;
STATE Access3:
  RAS = 0;
   CAS = 1;
   "DRAM WE = 1;
   RAEN=0;
   CAEN = 1;
   IF (NReset) THEN
                          Idle;
   ELSE
                          Access4;
STATE Access4:
   RAS = 0;
   CAS = 0;
   "DRAM WE = 1;
   RAEN=0;
   CAEN = 1;
   IF (NReset) THEN
                           Idle;
   ELSE
                          Access5;
```

```
STATE Access5:
   RAS = 0;
   CAS = 0;
   "DRAM_WE = 1;
   R A EN = 0;
   C_A_EN = 1;
   IF (NReset) THEN
                            Idle;
   ELSE
                             Access6;
STATE Access6:
   RAS = 0;
   CAS = 0;
   "DRAM WE = 1;
   R A E \overline{N} = 0;
   C_A_EN = 1;
   IF (NReset) THEN
                             Idle;
   ELSE
                             Access7;
STATE Access7:
   RAS = 0;
   CAS = 0;
   "DRAM WE = 1;
   R A EN = 0;
   C_A_EN = 1;
   IF (NReset) THEN
                            Idle;
   ELSE
                             Access8;
STATE Access8:
   RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   R A E \overline{N} = 0;
   CAEN = 0;
   IF (NReset) THEN
                             Idle;
   ELSE
                            Access9;
STATE Access9:
   RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   R A E \overline{N} = 0;
   C_A_EN = 0;
   IF (NReset) THEN
                             Idle;
   ELSE
                             Access10;
STATE Access10:
   RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   R A E \overline{N} = 0;
   CAEN = 0;
```

```
GOTO Idle;
STATE Ref0:
   RAS = 1;
   CAS = 0;
   "DRAM WE = 1;
   RAEN = 0;
   C_A_EN = 0;
                           Idle;
   IF (NReset) THEN
   ELSE
                            Ref1;
STATE Ref1:
   RAS = 0;
   CAS = 0;
   "DRAM WE = 1;
   R A E \overline{N} = 0;
   C_A_EN = 0;
                            Idle;
   IF (NReset) THEN
   ELSE
                            Ref2;
STATE Ref2:
   RAS = 0;
   CAS = 0;
   "DRAM WE = 1;
   R A E \overline{N} = 0;
   CAEN = 0;
   IF (NReset) THEN
                            Idle;
   ELSE
                            Ref3;
STATE Ref3:
   RAS = 0;
   CAS = 0;
   "DRAM WE = 1;
   R A E \overline{N} = 0;
   CAEN = 0;
                            Idle;
   IF (NReset) THEN
   ELSE
                            Ref4;
STATE Ref4:
   RAS = 0;
   CAS = 0;
   "DRAM WE = 1;
   RAEN = 0;
   CAEN = 0;
   IF (NReset) THEN
                            Idle;
   ELSE
                            Ref5;
STATE Ref5:
   RAS = 1;
```

```
CAS = 1;
   "DRAM WE = 1;
   R A EN = 0;
   C A EN = 0;
   IF (NReset) THEN
                              Idle;
   ELSE
                              Ref6;
STATE Ref6:
   RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   R A E \overline{N} = 0;
   CAEN = 0;
   IF (NReset) THEN
                              Idle;
   ELSE
                              Ref7;
STATE Ref7:
   RAS = 1;
   CAS = 1;
   "DRAM_WE = 1;
   R A E \overline{N} = 0;
   C_A_EN = 0;
   GOTO
                              Idle;
STATE Inval0:
   RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   R A E \overline{N} = 0;
   C_A_EN = 0;
   GOTO
                              Idle;
STATE Inval1:
   RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   RAEN = 0;
   C A EN = 0;
   GOTO
                              Idle;
STATE Inval2:
   RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   R A E \overline{N} = 0;
   C_A_EN = 0;
   GOTO
                              Idle;
STATE Inval3:
   RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   R A E \overline{N} = 0;
   CAEN = 0;
   GOTO
                              Idle;
```

```
STATE Inval4:
   RAS = 1;
   CAS = 1;
   "DRAM_WE = 1;
   R A EN = 0;
   C A EN = 0;
   GOTO
                             Idle;
STATE Inval5:
   RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   R_A_E\overline{N} = 0;
   C_A_EN = 0;
   GOTO
                             Idle;
STATE Inval6:
   RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   R A E \overline{N} = 0;
   CAEN = 0;
   GOTO
                             Idle;
STATE Inval7:
   RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   R A E \overline{N} = 0;
   C_A_EN = 0;
   GOTO
                             Idle;
STATE Inval8:
   RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   R A E \overline{N} = 0;
   C_A_EN = 0;
   GOTO
                             Idle;
STATE Inval9:
   RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   RAEN=0;
   C_A_EN = 0;
   GOTO
                             Idle;
STATE Inval10:
   RAS = 1;
   CAS = 1;
   "DRAM WE = 1;
   RAEN = 0;
   C_A_EN = 0;
   GOTO
                             Idle;
STATE Inval11:
   RAS = 1;
```

```
CAS = 1;
  "DRAM WE = 1;
  R A EN = 0;
  C A EN = 0;
  GOTO
                     Idle;
TEST VECTORS
( [ MCLK, RCLK, NReset, NCS, NWE ] -> [ RAS, CAS, DRAM_WE, R_A_EN, C_A_EN, NWAIT,
RefRqst, St0, St1, St2, St3, St4 ] )
     0, 0,
                  0, 0, 0 ] -> [ .X., .X., .X., .X., .X.,
                                                                     .X.,
 .X., .X., .X., .X., .X., .X.];
" reset the system
                 1, 1, 1 ] -> [
                                                           0,
                                                                        Ο,
 [ .C., 0,
                                             1,
                                                    1,
                                                                  Ο,
 .X., .X., .X., .X., .X., .X.];
    .c., 0, 1, 1, 1 ] -> [
                                             1,
                                                    1,
                                                           Ο,
                                                                  0,
                                                                        Ο,
                                        1,
 .X., .X., .X., .X., .X., .X.];
 [ .C., 0, 1, 1, \frac{1}{2}] -> [
                                             1,
                                                    1,
                                                           Ο,
                                                                  0,
                                                                        0,
                                        1,
 .X., .X., .X., .X., .X., .X.];
" Single Access
 [ .C., 0,
                  0, 1,
                           0 ] -> [
                                             1,
                                                    1,
                                                           1,
                                                                  Ο,
                                                                        0,
 0, .X., .X., .X., .X., .X.]; "Access0
    .c., 0, 0, 1, 0 ] -> [
                                                    1,
                                                           1,
 Γ
                                             1,
                                                                  0,
                                                                        0,
   .X., .X., .X., .X., .X.]; "Access1
    .c., 0, 0, 1, 0 ] -> [
                                                     1,
                                                           Ο,
                                                                  0,
 [
                                             1,
                                                                        0,
 0, .X., .X., .X., .X., .X.]; "Access2
    .c., 0, 0, 1, 0 ] -> [
                                                           0,
 Γ
                                             1,
                                                    1,
                                                                  1,
                                                                        0,
 0, .X., .X., .X., .X., ]; "Access3
    .C., 0, 0, 1, 0 ] -> [
                                                    1,
                                                                        Ο,
                                             Ο,
                                                           Ο,
 [
                                                                  1,
 0, .X., .X., .X., .X., ]; "Access4
    .C., 0, 0, 1, 0 ] -> [
                                             Ο,
                                                    1,
                                                           Ο,
                                                                  1,
                                                                        0,
 [
 0, .X., .X., .X., .X., ]; "Access5
    .C., 0, 0, 1, 0] -> [
                                                    1,
                                                           Ο,
                                                                  0,
                                                                        0,
 Γ
                                             1,
 0, .X., .X., .X., .X., ]; "Access6
                           0 ] -> [
    .C., 0, 0, 0,
                                                           Ο,
                                                    1,
                                                                  Ο,
                                                                        Ο,
                                             1,
 0, .X., .X., .X., .X.]; "Pre-charge
    .c., 0, 0, 0,
                            0 ] -> [
                                             1,
                                                    1,
                                                           Ο,
                                                                  0,
                                                                        Ο,
 [
 0, .X., .X., .X., .X.]; "Pre-charge
   .C., 0, 0, 0, 0 ] -> [
0, 0, 0, 0]; "Idle
 Γ
                                         1,
                                             1,
                                                    1,
                                                           Ο,
                                                                  0,
                                                                        0,
 Ο,
" Single write
 [ .C., 0,
                  0, 1,
                           1 ] -> [
                                                    1,
                                                           1,
                                                                  0,
                                                                        0,
                                             1,
 0, .X., .X., .X., .X., .X.]; "Write0
    .C., 0, 0, 1, 1 ] -> [
                                                                  Ο,
                                             1,
                                                    1,
                                                           1,
                                                                        0,
 ſ
 0, .X., .X., .X., .X., .X.]; "Write1
    .c., 0, 0, 1, 1 ] -> [
                                                           Ο,
                                                                  0,
                                             1,
                                                    1,
                                                                        0,
 0, .X., .X., .X., .X., .X.]; "Write2
    .C., 0, 0, 1, 1 ] -> [
                                                    Ο,
                                                           Ο,
 Γ
                                             1,
                                                                  1,
                                                                        0,
 0, .X., .X., .X., .X., .X.]; "Write3
   .C., 0, 0, 1, 1 ] -> [
                                             Ο,
                                                    Ο,
                                                           Ο,
 [
                                         Ο,
                                                                  1,
                                                                        Ο,
 0, .X., .X., .X., .X., .X.]; "Write4
    .c., 0, 0, 1, 1 ] -> [
                                             Ο,
                                                     Ο,
                                                           Ο,
                                                                  1,
                                                                        0,
 [
 0, .X., .X., .X., .X., ]; "Write5
    .C., 0, 0, 1, 1 ] -> [
                                             1,
                                                    1,
                                                           Ο,
                                                                  Ο,
                                                                        0,
 Γ
 0, .X., .X., .X., .X.]; "Write6
    .c., 0, 0, 0, 0] -> [
                                        1,
                                             1,
                                                    1,
                                                           Ο,
                                                                  0,
                                                                        0,
 0, .X., .X., .X., .X., ]; "Pre-charge
```

C:\Users	s\will\Documents\GitHub\El	E52\ABEL\dra	C:\Users\will\Documents\GitHub\EE52\ABEL\dram.abl								
	.c., 0,			0] -> [1,	1,	1,	0,	0,	0,	2017 11:46 PM
	.X., .X., .X .C., 0,				1,	1,	1,	0,	0,	0,	
	0, 0,										
" Consecutive Accesss											
	.C., 0, .X., .X., .X				1,	1,	1,	1,	0,	0,	
[.C., 0,	0,	1,	0] -> [0,	1,	1,	1,	0,	0,	
[.X., .X., .X .C., 0,	0,	1,	0] -> [0,	1,	1,	0,	0,	0,	
0 , [.X., .X., .X .C., 0,				Ο,	1,	1,	0,	1,	Ο,	
	.X., .X., .X .C., 0,				0,	Ο,	1,	0,	1,	0,	
0,	.X., .X., .X	., .X.,	.X.];	"Access4							
	.C., 0, .X., .X., .X				0,	0,	1,	0,	1,	0,	
[.C., 0, .X., .X., .X	0,	1,	0] -> [1,	1,	1,	0,	0,	0,	
[.C., 0,	0,	0,	0] -> [1,	1,	1,	0,	0,	0,	
[.X., .X., .X .C., 0,	0,	0,	0] -> [1,	1,	1,	0,	0,	Ο,	
[.X., .X., .X .C., 0,	0,	0,	0] -> [1,	1,	1,	0,	0,	Ο,	
0 ,	0, 0, (.C., 0,				1,	1,	1,	1,	0,	0,	
	.X., .X., .X .C., 0,	., .X.,	.X.];	"Access0	0,	1,	1,	1,	0,	0,	
0,	.X., .X., .X	., .X.,	.X.];	"Access1							
Ο,	.C., 0, .X., .X., .X	., .X.,	.X.];	"Access2	0,	1,	1,	0,	0,	0,	
	.C., 0, .X., .X., .X				0,	1,	1,	0,	1,	0,	
	.C., 0, .X., .X., .X				0,	0,	1,	0,	1,	0,	
[.C., 0, .X., .X., .X	0,	1,	0] -> [0,	0,	1,	0,	1,	0,	
[.C., 0,	0,	1,	0] -> [1,	1,	1,	0,	0,	0,	
[.X., .X., .X .C., 0,	0,	0,	0] -> [1,	1,	1,	0,	0,	Ο,	
	.X., .X., .X .C., 0,				1,	1,	1,	0,	0,	Ο,	
	.x., .x., .x				1,	1	1,	0,	0,	0,	
	.C., 0, 0,				⊥,	1,	±,	0,	0,	0,	
" Refresh											
	0, .C.,	0,	0,	0] -> [.X.,	.X.,	.X.,	.X.,	.X.,	.X.,	
	.x., .x., .x							0	0	0	
	.C., 0, .X., .X				Ι,	Ο,	1,	0,	0,	0,	
[.C., 0,	0,	0,	0] -> [0,	0,	1,	0,	0,	0,	
[.X., .X., .X .C., 0,	0,	0,	0] -> [Ο,	0,	1,	0,	0,	Ο,	
[.X., .X., .X .C., 0,	0,	0,	0] -> [Ο,	0,	1,	0,	0,	0,	
	.X., .X., .X .C., 0,				Ο,	0,	1,	0,	0,	0,	
1,	.X., .X., .X .C., 0,	., .X.,	.X.];	"Ref4	1,	1,	1,	0,	0,	0,	
1,	.X., .X., .X .C., 0,	., .X.,	.X.];	"Ref5			1,			0,	
1,	.X., .X., .X	., .X.,	.X.];	"Ref6	1,	1,					
	.c., 0, .x., .x., .x				1,	1,	1,	0,	0,	0,	

0, 0,

[.C., 0, 0, 0, 0] -> [1, 1, 1, 0, 0, 0, 0]; "Idle

END DRAM