

# Cambricon

An Instruction Set Architecture for Neural Networks

Presented by

韦清 PB15000027

01 Background

02 Overview

03 Instruction Set

04 Prototype Accelerator

# CONTENT

# **PART ONE**

# **BACKGROUND**

Application and prevailing of Neural Networks and exsiting hardware accelerators for NN techniques.

#### **BACKGROUND**

#### Artificial Neural Network

Backfed Input Cell

Noisy Input Cell

Spiking Hidden Cell

Hidden Cell


Output Cell

Recurrent Cell

Memory Cell

Convolution or Pool


Input Cell



- Artificial neural networks (ANNs) are computing systems vaguely inspired by the biological neural networks that constitute animal brains.
- Such systems "learn" to perform tasks by considering examples, generally without being programmed with any task-specific rules.

# **BACKGROUND**

Existing NN accelerators



#### **Tensor Processing Unit (TPU)**

- 30-80x TOPS/watt vs.
   2015 CPUs and GPUs.
- · 8 GiB DRAM.
- · 8-bit fixed point.
- · 256x256 MAC unit.
- Support for data reordering, matrix multiply, activation, pooling, and normalization.



Figure 3. TPU Printed Circuit Board. It can be inserted in the slot for an SATA disk in a server, but the card uses PCIe Gen3 x16.



# PART TWO

# OVERVIEW

Cambricon is a novel domain-specific ISA for NN accelerators, based on a comprehensive analysis of existing NN techniques.

Design guidelines

#### 01. RISC ISA

- Load-Store architecture
- Simple and short instructions

# 03. Customized Vector/Matrix Instructions

- For NN techniques, fundamental operations defined in existing algebra libraries are not necessarily effective and efficient choices.
- Many common operations of NN techniques that are not covered by traditional linear algebra libraries



#### 02. Data-Level Parallelism

DLP enabled by vector/matrix instructions can be more efficient than ILP of traditional scalar instructions, and corresponds to higher code density

# 04. Using On-Chip Scratchpad Memory

NN techniques often require intensive, contiguous, and variable-length accesses to vector/matrix data




Performance

• 10 distinct NN techniques benchmarks:

Technique	Network Structure	Description
MLP	input(64) - H1(150) - H2(150) - Output(14)	Using Multi-Layer Perceptron (MLP) to perform anchorperson detection. [2]
CNN	input(1@32x32) - C1(6@28x28, K: 6@5x5) - S1(6@14x14, K: 2x2) - C2(16@10x10, K: 16@5x5) - S2(16@5x5, K: 2x2) - F(120) - F(84) - output(10)	Convolutional neural network (LeNet-5) for hand-written character recognition. [28]
RNN	input(26) - H(93) - output(61)	Recurrent neural network (RNN) on TIMIT database. [15]
LSTM	input(26) - H(93) - output(61)	Long-short-time-memory (LSTM) neural network on TIMIT database. [15]
Autoencoder	input(320) - H1(200) - H2(100) - H3(50) - Output(10)	A neural network pretrained by auto-encoder on MNIST data set. [49]
Sparse Autoencoder	input(320) - H1(200) - H2(100) - H3(50) - Output(10)	A neural network pretrained by sparse auto- encoder on MNIST data set. [49]
BM	V(500) - H(500)	Boltzmann machines (BM) on MINST data set. [39]
RBM	V(500) - H(500)	Restricted boltzmann machine (RBM) on MINST data set. [39]
SOM	input data(64) - neurons(36)	Self-organizing maps (SOM) based data mining of seasonal flu. [48]
HNN	vector (5), vector component(100)	Hopfield neural network (HNN) on hand-written digits data set. [36]


Performance

The reduction of code length against GPU, x86-CPU, and MIPS-CPU



Performance

The speedup of Cambricon-ACC against x86-CPU, GPU, and DaDianNao.





# PART THREE

# **INSTRUCTION SET**


ambricon is a load-store architecture that integrates scalar, vector, matrix, logical,
data transfer, and control instructions

An overview to Cambricon instructions.

Instruction Type		Examples	Operands		
Control		jump, conditional branch	register (scalar value), immediate		
	Matrix	matrix load/store/move	register (matrix address/size, scalar value), immediate		
Data Transfer	Vector	vector load/store/move	register (vector address/size, scalar value), immediate		
	Scalar	scalar load/store/move	register (scalar value), immediate		
	Matrix	matrix multiply vector, vector multiply matrix, matrix	register (matrix/vector address/size, s-		
		multiply scalar, outer product, matrix add matrix, matrix	calar value)		
		subtract matrix			
Computational	Vector	vector elementary arithmetics (add, subtract, multiply,	register (vector address/size, scalar		
		divide), vector transcendental functions (exponential,	value)		
		logarithmic), dot product, random vector generator,			
		maximum/minimum of a vector			
	Scalar	scalar elementary arithmetics, scalar transcendental	register (scalar value), immediate		
		functions			
Logical	Vector	vector compare (greater than, equal), vector logical	register (vector address/size, scalar)		
		operations (and, or, inverter), vector greater than merge			
	Scalar	scalar compare, scalar logical operations	register (scalar), immediate		

An overview to Cambricon instructions.

• The percentages of instruction types among all benchmarks:




Control Instructions

- There are two control instructions in Cambricon: *jump* and *conditional branch*.
- The jump instruction specifies the offset via either an immediate or a GPR value, which will be accumulated to PC.
- The conditional branch instruction specifies the predictor (stored in a GPR) in addition to the offset, and the branch target is determined by a comparison between the predictor and zero.


8	6/32		50/24			
opcode	Reg0/I	Reg0/Immed				
JUMP	Off	set				
8	6	6/32		38/12		
opcode	Reg0	Reg1/I	mmed			
СВ	Condition	Off	set			

Data Transfer Instructions


- Data transfer instructions in Cambricon can load/store variable-size data blocks from/to the main memory to/from the on-chip scratchpad memory, or move data between the on-chip scratchpad memory and scalar GPRs.
- Vector LOAD (VLOAD): load a vector with the size of v\_size from the main memory to the vector scratchpad memory.
- Vector STORE (VSTORE), Matrix LOAD (MLOAD), Matrix STORE (MSTORE)



Matrix Instructions



$$\mathbf{y} = \mathbf{f}(W\mathbf{x} + \mathbf{b})$$



Matrix Instructions


 To compute Wx, we need a matrix-mult-vector instruction.

Input Matrix size: Vout\_size x Vin\_size

Input Vector size: Vin\_sizeOutput Vector size: Vout\_size



 $\mathbf{y} = \mathbf{f}(W\mathbf{x} + \mathbf{b})$ 



Matrix Instructions

 To compute the gradient vector in Back Propagation, we need a vector-mult-matrix instruction.

Input Matrix size: Vin\_size x Vout\_size

Input Vector size: Vin\_sizeOutput Vector size: Vout\_size

8	6	6	6	6	6	26
opcode	Reg0	Reg1	Reg2	Reg3	Reg4	

VMM Vout\_addr Vout\_size Min\_addr Vin\_addr Vin\_size

$$J(\theta) = \frac{1}{2} (\mathbf{X}\theta - \mathbf{Y})^T (\mathbf{X}\theta - \mathbf{Y})$$
$$\frac{\partial}{\partial \theta} J(\theta) = \mathbf{X}^T (\mathbf{X}\theta - \mathbf{Y})$$


Matrix Instructions

 In training an NN, the weight matrix W often needs to be incrementally updated with

$$W = W + \eta \Delta W,$$

- where  $\eta$  is the learning rate, and  $\Delta W$  is estimated as the outer product of two vectors.
- Cambricon provides an Outer-Product (OP) instruction, a
   Matrix-Mult-Scalar (MMS) instruction, and a Matrix-Add Matrix (MAM) instruction to collaboratively perform the
   weight updating.
- In addition, Cambricon also provides a Matrix-Subtract-Matrix (MSM) instruction to support the weight updating in Restricted Boltzmann Machine (RBM)

$$W = W + \eta \Delta W$$





Matrix Instructions

- Matrix Mult Vector (MMV)
- Vector Mult Matrix (VMM)
- Outer Product (OP)
- Matrix Mult Scalar (MMS)
- Matrix Add Matrix (MAM)
- Matrix Subtract Matrix (MSM)

Vector Instructions

• To compute Wx + b, we need a Vector-Add-Vector (VAV) instruction.








• To compute f(Wx + b): (f is the element-wise version of the activation function f.)


$$f(a) = \frac{1}{1+e^{-a}} = \frac{e^a}{e^a+1}$$


$$\mathbf{y} = \mathbf{f}(W\mathbf{x} + \mathbf{b})$$












New default activation

$$f(a) = \frac{1}{1+e^{-a}} = \frac{e^a}{e^a+1}$$


- Computing the exponential  $e^{a_i}$  for each element  $(a_i, i = 1,...,n)$  in the input vector a. -> **Vector-Exponential (VEXP)** instruction: for elementwise exponential of a vector
- Adding the constant 1 to each element of the vector  $(e^{a_i},...,e^{a_n})$ .
  - -> Vector-Add-Scalar (VAS) instruction
- Dividing  $e^{a_i}$  by  $1 + e^{a_i}$  for each vector index i = 1,...,n.
  - -> **Vector-Div-Vector (VDV)** instruction: for element-wise division between vectors

**Vector Instructions** 



- Vector-Mult-Vector (VMV), Vector-Sub-Vector (VSV), Vector-Logarithm (VLOG)
- Use CORDIC technique to calculate transcendental functions (e.g. logarithmic, trigonometric and anti-trigonometric functions) using addition, subtract, shift and table-lookup operations.

**Vector Instructions** 




Dropout Neural Net Model. **Left**: A standard neural net with 2 hidden layers. **Right**: An example of a thinned net produced by applying dropout to the network on the left. Crossed units have been dropped.


- Random-Vector (RV): generates a vector of random numbers obeying the uniform distribution at the interval [0,1].
- Given uniform random vectors, we can further generate random vectors obeying other distributions (e.g., Gaussian distribution) using the Ziggurat algorithm.

Logical Instructions

- Vector-Greater-Than-Merge (VGTM)
  - Vout[i] = (Vin0[i] > Vin1[i])?Vin0[i] : Vin1[i]
- Vector-Greater-than (VGT)
- Vector-Equal instruction (VE)
- Vector AND/OR/NOT instructions(VAND/VOR/VNOT)



VGTM Vout\_addr Vout\_size Vin0\_addr Vin1\_addr



 $\mathbf{c}$ 




# PROTOTYPE ACCELERATOR

Present a prototype accelerator of Cambricon

# **PROTOTYPE ACCELERATOR**

Architecture



7 pipeline stages: fetching, decoding, issuing, register reading, execution, writing back, committing

# THANKS FOR YOUR WATCHING

weiq618@mail.ustc.edu.cn

# References

- \* Liu, Shaoli, et al. "Cambricon: An instruction set architecture for neural networks." ACM SIGARCH Computer Architecture News. Vol. 44. No. 3. IEEE Press, 2016.
- \* Hennessy, J.L., Patterson, D.A. Computer Architechture: A Quantitative Approach, Fifth Edition.
- \* Rosenblatt, Frank. x. Principles of Neurodynamics: Perceptrons and the Theory of Brain Mechanisms. Spartan Books, Washington DC, 1961
- \* Rumelhart, David E., Geoffrey E. Hinton, and R. J. Williams. "Learning Internal Representations by Error Propagation". David E. Rumelhart, James L. McClelland, and the PDP research group. (editors), Parallel distributed processing: Explorations in the microstructure of cognition, Volume 1: Foundation. MIT Press, 1986.
- \* Cybenko, G. 1989. Approximation by superpositions of a sigmoidal function Mathematics of Control, Signals, and Systems, 2(4), 303–314.
- \* Deep Learning; lan Goodfellow, Yoshua Bengio, Aaaron Courville; MIT Press; 2016, p 196.
- \* V. Kantabutra. On hardware for computing exponential and trigonometric functions. Computers, IEEE Transactions on, 1996.
- \* G Marsaglia and W W. Tsang. The ziggurat method for generating random variables. Journal of statistical software, 2000.
- \* Srivastava N, Hinton G, Krizhevsky A, et al. Dropout: A simple way to prevent neural networks from overfitting[J]. The Journal of Machine Learning Research, 2014, 15(1): 1929-1958.