

DRAFT MIPI Alliance Specification for Camera Serial Interface 2 (CSI-2)

<u>Draft</u> Version 1.01.00 Revision 0.05 – 15 December 2009

1 NOTICE OF DISCLAIMER

- 2 The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled
- by any of the authors or developers of this material or MIPI[®]. The material contained herein is provided on
- 4 an "AS IS" basis and to the maximum extent permitted by applicable law, this material is provided AS IS
- 5 AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all
- 6 other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if
- 7 any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of
- 8 accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of
- 9 negligence.
- All materials contained herein are protected by copyright laws, and may not be reproduced, republished,
- distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express
- 12 prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related
- 13 trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and
- cannot be used without its express prior written permission.
- 15 ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET
- 16 POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD
- 17 TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY
- 18 AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR
- 19 MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE
- 20 GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL,
- 21 CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER
- 22 CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR
- 23 ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL,
- 24 WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH
- 25 DAMAGES.
- Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is
- 27 further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the
- 28 contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document;
- and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance
- with the contents of this Document. The use or implementation of the contents of this Document may
- 31 involve or require the use of intellectual property rights ("IPR") including (but not limited to) patents,
- 32 patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI
- does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any
- 34 IPR or claims of IPR as respects the contents of this Document or otherwise.
- 35 Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:
- 36 MIPI Alliance, Inc.
- 37 c/o IEEE-ISTO
- 38 445 Hoes Lane
- 39 Piscataway, NJ 08854
- 40 Attn: Board Secretary

41 Contents

42	Draft Version 1.01.00 Revision 0.05 – 15 December 2009	i
43	1 Overview	16
44	1.1 Scope	16
45	1.2 Purpose	16
46	2 Terminology	17
47	2.1 Definitions	17
48	2.2 Abbreviations	18
49	2.3 Acronyms	18
50	3 References	20
51	4 Overview of CSI-2	21
52	5 CSI-2 Layer Definitions	22
53	6 Camera Control Interface (CCI)	24
54	6.1 Data Transfer Protocol	24
55	6.1.1 Message Type	24
56	6.1.2 Read/Write Operations	25
57	6.2 CCI Slave Addresses	28
58	6.3 CCI Multi-Byte Registers	28
59	6.3.1 Overview	28
60	6.3.2 The Transmission Byte Order for Multi-byte Register Values	30
61	6.3.3 Multi-Byte Register Protocol	
62	6.4 Electrical Specifications and Timing for I/O Stages	35
63	7 Physical Layer	
64	8 Multi-Lane Distribution and Merging	
65	8.1 Multi-Lane Interoperability	
66	9 Low Level Protocol	
67	9.1 Low Level Protocol Packet Format	46

68	9.1.1	Low Level Protocol Long Packet Format	46
69	9.1.2	Low Level Protocol Short Packet Format	48
70	9.2 Dat	ta Identifier (DI)	48
71	9.3 Vir	rtual Channel Identifier	48
72	9.4 Dat	ta Type (DT)	49
73	9.5 Pac	cket Header Error Correction Code	50
74	9.5.1	General Hamming Code Applied to Packet Header	51
75	9.5.2	Hamming-modified Code	51
76	9.5.3	ECC Generation on TX Side	54
77	9.5.4	Applying ECC on RX Side	55
78	9.6 Ch	ecksum Generation	56
79	9.7 Pac	cket Spacing	58
80	9.8 Syr	nchronization Short Packet Data Type Codes	59
81	9.8.1	Frame Synchronization Packets	59
82	9.8.2	Line Synchronization Packets	60
83	9.9 Ger	neric Short Packet Data Type Codes	60
84	9.10 Pac	cket Spacing Examples	61
85	9.11 Pac	cket Data Payload Size Rules	63
86	9.12 Fra	nme Format Examples	64
87	9.13 Dat	ta Interleaving	66
88	9.13.1	Data Type Interleaving	66
89	9.13.2	Virtual Channel Identifier Interleaving.	69
90	10 Color	Spaces	71
91	10.1 RG	GB Color Space Definition	71
92	10.2 YU	JV Color Space Definition	71
93	11 Data	Formats	72
94	11.1 Ger	neric 8-bit Long Packet Data Types	73
95	11.1.1	Null and Blanking Data	73

DRAFT MIPI Alliance Specification for CSI-	-2
	13

96	11.1.2	Embedded Information	73
97	11.2 YU	UV Image Data	73
98	11.2.1	Legacy YUV420 8-bit	74
99	11.2.2	YUV420 8-bit	76
100	11.2.3	YUV420 10-bit	79
101	11.2.4	YUV422 8-bit	81
102	11.2.5	YUV422 10-bit	82
103	11.3 RC	GB Image Data	83
104	11.3.1	RGB888	84
105	11.3.2	RGB666	85
106	11.3.3	RGB565	86
107	11.3.4	RGB555	87
108	11.3.5	RGB444	88
109	11.4 RA	AW Image Data	88
110	11.4.1	RAW6	89
111	11.4.2	RAW7	89
112	11.4.3	RAW8	90
113	11.4.4	RAW10	91
114	11.4.5	RAW12	92
115	11.4.6	RAW14	93
116	11.5 Us	ser Defined Data Formats	94
117	12 Reco	ommended Memory Storage	97
118	12.1 Ge	eneral/Arbitrary Data Reception	97
119	12.2 RC	GB888 Data Reception	97
120	12.3 RC	GB666 Data Reception	98
121	12.4 RC	GB565 Data Reception	99
122	12.5 RC	GB555 Data Reception	99
123	12.6 RC	GB444 Data Reception	99

Version 1.01.00 r0.05 15-Dec-2009

	Version	1.01.00 r0.05 15-Dec-2009	DRAFT MIPI Alliance Specification for CSI-2
124	12.7	YUV422 8-bit Data Reception	100
125	12.8	YUV422 10-bit Data Reception	100
126	12.9	YUV420 8-bit (Legacy) Data Reception	101
127	12.10	YUV420 8-bit Data Reception	102
128	12.11	YUV420 10-bit Data Reception	103
129	12.12	RAW6 Data Reception	105
130	12.13	RAW7 Data Reception	
131	12.14	RAW8 Data Reception	
132	12.15	RAW10 Data Reception	106
133	12.16	RAW12 Data Reception	106
134	12.17	RAW14 Data Reception	107
135	Annex A	JPEG8 Data Format (informative)	108
136	A.1	Introduction	
137	A.2	JPEG Data Definition	
138	A.3	Image Status Information	
139	A.4	Embedded Images	111
140	A.5	JPEG8 Non-standard Markers	
141	A.6	JPEG8 Data Reception	
142	Annex B	CSI-2 Implementation Example (informative)	113
143	B.1	Overview	113
144	B.2	CSI-2 Transmitter Detailed Block Diagram	113
145	B.3	CSI-2 Receiver Detailed Block Diagram	114
146	B.4	Details on the D-PHY implementation	
147	B.4	1 CSI-2 Clock Lane Transmitter	117
148	B.4	2 CSI-2 Clock Lane Receiver	117
149	B.4	3 CSI-2 Data Lane Transmitter	118
150	B.4	4 CSI-2 Data Lane Receiver	120
151	Annex C	CSI-2 Recommended Receiver Error Behavior (i	nformative)122

	Version 1.0	1.00 r0.05 15-Dec-2009 DRAFT MIPI All	iance Specification for CSI-2
152	C.1 O	verview	122
153	C.2 D	-PHY Level Error	123
154	C.3 Pa	acket Level Error	123
155	C.4 Pr	rotocol Decoding Level Error	124
156	Annex D C	SI-2 Sleep Mode (informative)	126
157	D.1 O	verview	126
158	D.2 S	LM Command Phase	126
159	D.3 S	LM Entry Phase	126
160	D.4 S	LM Exit Phase	127
161	Annex E Da	ata Compression for RAW Data Types (normative)	128
162	E.1 Pr	redictors	129
163	E.1.1	Predictor1	130
164	E.1.2	Predictor2	130
165	E.2 E	ncoders	131
166	E.2.1	Coder for 10–8–10 Data Compression	131
167	E.2.2	Coder for 10–7–10 Data Compression	133
168	E.2.3	Coder for 10–6–10 Data Compression	136
169	E.2.4	Coder for 12–8–12 Data Compression	138
170	E.2.5	Coder for 12–7–12 Data Compression	141
171	E.2.6	Coder for 12–6–12 Data Compression	145
172	E.3 D	ecoders	148
173	E.3.1	Decoder for 10–8–10 Data Compression	148
174	E.3.2	Decoder for 10–7–10 Data Compression	150
175	E.3.3	Decoder for 10–6–10 Data Compression	153
176	E.3.4	Decoder for 12–8–12 Data Compression	156
177	E.3.5	Decoder for 12–7–12 Data Compression	159

178

179

E.3.6

Figures

181	Figure 1 CSI-2 and CCI Transmitter and Receiver Interface	21
182	Figure 2 CSI-2 Layer Definitions	22
183	Figure 3 CCI Message Types	25
184	Figure 4 CCI Single Read from Random Location	25
185	Figure 5 CCI Single Read from Current Location.	26
186	Figure 6 CCI Sequential Read Starting from a Random Location	26
187	Figure 7 CCI Sequential Read Starting from the Current Location	27
188	Figure 8 CCI Single Write to a Random Location	27
189	Figure 9 CCI Sequential Write Starting from a Random Location.	28
190	Figure 10 Corruption of a 32-bit Wide Register during a Read Message	29
191	Figure 11 Corruption of a 32-bit Wide Register during a Write Message	30
192	Figure 12 Example 16-bit Register Write	30
193	Figure 13 Example 32-bit Register Write (address not shown)	31
194	Figure 14 Example 64-bit Register Write (address not shown)	31
195	Figure 15 Example 16-bit Register Read.	32
196	Figure 16 Example 32-bit Register Read.	33
197	Figure 17 Example 16-bit Register Write	34
198	Figure 18 Example 32-bit Register Write	35
199	Figure 19 CCI Timing	37
200	Figure 20 Conceptual Overview of the Lane Distributor Function	39
201	Figure 21 Conceptual Overview of the Lane Merging Function	40
202	Figure 22 Two Lane Multi-Lane Example	41
203	Figure 23 Three Lane Multi-Lane Example	42
204	Figure 24 Four Lane Multi-Lane Example	43
205	Figure 25 One Lane Transmitter and Four Lane Receiver Example	44
206	Figure 26 Two Lane Transmitter and Four Lane Receiver Evample	44

207	Figure 27 Four Lane Transmitter and One Lane Receiver Example	45
208	Figure 28 Four Lane Transmitter and Two Lane Receiver Example	45
209	Figure 29 Low Level Protocol Packet Overview.	46
210	Figure 30 Long Packet Structure	47
211	Figure 31 Short Packet Structure	48
212	Figure 32 Data Identifier Byte	48
213	Figure 33 Logical Channel Block Diagram (Receiver)	49
214	Figure 34 Interleaved Video Data Streams Examples	49
215	Figure 35 24-bit ECC Generation Example.	50
216	Figure 36 64-bit ECC Generation on TX Side	54
217	Figure 37 24-bit ECC Generation on TX Side	55
218	Figure 38 64-bit ECC on RX Side Including Error Correction	55
219	Figure 39 24-bit ECC on RX side Including Error Correction	56
220	Figure 40 Checksum Transmission	56
221	Figure 41 Checksum Generation for Packet Data	57
222	Figure 42 Definition of 16-bit CRC Shift Register.	57
223	Figure 43 16-bit CRC Software Implementation Example	58
224	Figure 44 Packet Spacing	59
225	Figure 45 Multiple Packet Example	61
226	Figure 46 Single Packet Example	61
227	Figure 47 Line and Frame Blanking Definitions	62
228	Figure 48 Vertical Sync Example	63
229	Figure 49 Horizontal Sync Example	63
230	Figure 50 General Frame Format Example	64
231	Figure 51 Digital Interlaced Video Example	65
232	Figure 52 Digital Interlaced Video with Accurate Synchronization Timing Information	66
233	Figure 53 Interleaved Data Transmission using Data Type Value	67
234	Figure 54 Packet Level Interleaved Data Transmission	68

235	Figure 55 Frame Level Interleaved Data Transmission	69
236	Figure 56 Interleaved Data Transmission using Virtual Channels	70
237	Figure 57 Frame Structure with Embedded Data at the Beginning and End of the Frame	74
238	Figure 58 Legacy YUV420 8-bit Transmission	75
239	Figure 59 Legacy YUV420 8-bit Pixel to Byte Packing Bitwise Illustration	75
240	Figure 60 Legacy YUV420 Spatial Sampling for H.261, H.263 and MPEG 1	76
241	Figure 61 Legacy YUV420 8-bit Frame Format	76
242	Figure 62 YUV420 8-bit Data Transmission Sequence	77
243	Figure 63 YUV420 8-bit Pixel to Byte Packing Bitwise Illustration	77
244	Figure 64 YUV420 Spatial Sampling for H.261, H.263 and MPEG 1	78
245	Figure 65 YUV420 Spatial Sampling for MPEG 2 and MPEG 4	78
246	Figure 66 YUV420 8-bit Frame Format	79
247	Figure 67 YUV420 10-bit Transmission	80
248	Figure 68 YUV420 10-bit Pixel to Byte Packing Bitwise Illustration	80
249	Figure 69 YUV420 10-bit Frame Format	80
250	Figure 70 YUV422 8-bit Transmission	81
251	Figure 71 YUV422 8-bit Pixel to Byte Packing Bitwise Illustration	81
252	Figure 72 YUV422 Co-sited Spatial Sampling	82
253	Figure 73 YUV422 8-bit Frame Format	82
254	Figure 74 YUV422 10-bit Transmitted Bytes	83
255	Figure 75 YUV422 10-bit Pixel to Byte Packing Bitwise Illustration	83
256	Figure 76 YUV422 10-bit Frame Format.	83
257	Figure 77 RGB888 Transmission	84
258	Figure 78 RGB888 Transmission in CSI-2 Bus Bitwise Illustration	84
259	Figure 79 RGB888 Frame Format	85
260	Figure 80 RGB666 Transmission with 18-bit BGR Words	85
261	Figure 81 RGB666 Transmission on CSI-2 Bus Bitwise Illustration	85
262	Figure 82 RGB666 Frame Format	86

263	Figure 83 RGB565 Transmission with 16-bit BGR Words	86
264	Figure 84 RGB565 Transmission on CSI-2 Bus Bitwise Illustration	87
265	Figure 85 RGB565 Frame Format.	87
266	Figure 86 RGB555 Transmission on CSI-2 Bus Bitwise Illustration	87
267	Figure 87 RGB444 Transmission on CSI-2 Bus Bitwise Illustration	88
268	Figure 88 RAW6 Transmission	89
269	Figure 89 RAW6 Data Transmission on CSI-2 Bus Bitwise Illustration	89
270	Figure 90 RAW6 Frame Format	89
271	Figure 91 RAW7 Transmission	90
272	Figure 92 RAW7 Data Transmission on CSI-2 Bus Bitwise Illustration	90
273	Figure 93 RAW7 Frame Format	90
274	Figure 94 RAW8 Transmission	91
275	Figure 95 RAW8 Data Transmission on CSI-2 Bus Bitwise Illustration	91
276	Figure 96 RAW8 Frame Format	91
277	Figure 97 RAW10 Transmission	92
278	Figure 98 RAW10 Data Transmission on CSI-2 Bus Bitwise Illustration	92
279	Figure 99 RAW10 Frame Format	92
280	Figure 100 RAW12 Transmission	93
281	Figure 101 RAW12 Transmission on CSI-2 Bus Bitwise Illustration	93
282	Figure 102 RAW12 Frame Format	93
283	Figure 103 RAW14 Transmission	94
284	Figure 104 RAW14 Transmission on CSI-2 Bus Bitwise Illustration	94
285	Figure 105 RAW14 Frame Format	94
286	Figure 106 User Defined 8-bit Data (128 Byte Packet)	95
287	Figure 107 User Defined 8-bit Data Transmission on CSI-2 Bus Bitwise Illustration	95
288	Figure 108 Transmission of User Defined 8-bit Data.	95
289	Figure 109 General/Arbitrary Data Reception.	97
290	Figure 110 RGB888 Data Format Reception	98

291	Figure 111 RGB666 Data Format Reception	98
292	Figure 112 RGB565 Data Format Reception	99
293	Figure 113 RGB555 Data Format Reception	99
294	Figure 114 RGB444 Data Format Reception	100
295	Figure 115 YUV422 8-bit Data Format Reception	100
296	Figure 116 YUV422 10-bit Data Format Reception	101
297	Figure 117 YUV420 8-bit Legacy Data Format Reception	102
298	Figure 118 YUV420 8-bit Data Format Reception	103
299	Figure 119 YUV420 10-bit Data Format Reception	104
300	Figure 120 RAW6 Data Format Reception	105
301	Figure 121 RAW7 Data Format Reception	105
302	Figure 122 RAW8 Data Format Reception	106
303	Figure 123 RAW10 Data Format Reception	106
304	Figure 124 RAW12 Data Format Reception	107
305	Figure 125 RAW 14 Data Format Reception	107
306	Figure 126 JPEG8 Data Flow in the Encoder	108
307	Figure 127 JPEG8 Data Flow in the Decoder	108
308	Figure 128 EXIF Compatible Baseline JPEG DCT Format	109
309	Figure 129 Status Information Field in the End of Baseline JPEG Frame	110
310	Figure 130 Example of TN Image Embedding Inside the Compressed JPEG Data Block	111
311	Figure 131 JPEG8 Data Format Reception	112
312	Figure 132 Implementation Example Block Diagram and Coverage	113
313	Figure 133 CSI-2 Transmitter Block Diagram	114
314	Figure 134 CSI-2 Receiver Block Diagram	115
315	Figure 135 D-PHY Level Block Diagram	116
316	Figure 136 CSI-2 Clock Lane Transmitter	117
317	Figure 137 CSI-2 Clock Lane Receiver	118
318	Figure 138 CSI-2 Data Lane Transmitter	119

	Version 1.01.00 r0.05 15-Dec-2009	DRAFT MIPI Alliance Specification for CSI-2
319	Figure 139 CSI-2 Data Lane Receiver	
320	Figure 140 SLM Synchronization	
321	Figure 141 Data Compression System Block Diagram	
322	Figure 142 Pixel Order of the Original Image	
323	Figure 143 Example Pixel Order of the Original Image	
324	Figure 144 Data Type Interleaving: Concurrent JPEG and	YUV Image Data
325	Figure 145 Virtual Channel Interleaving: Concurrent JPEC	G and YUV Image Data
326	Figure 146 Example JPEG and YUV Interleaving Use Car	ses
327		

Tables

329	Table 1 CCI I/O Characteristics	35
330	Table 2 CCI Timing Specification.	36
331	Table 3 Data Type Classes	50
332	Table 4 ECC Syndrome Association Matrix	51
333	Table 5 ECC Parity Generation Rules	52
334	Table 6 Synchronization Short Packet Data Type Codes	59
335	Table 7 Generic Short Packet Data Type Codes	60
336	Table 8 Primary and Secondary Data Formats Definitions	72
337	Table 9 Generic 8-bit Long Packet Data Types	73
338	Table 10 YUV Image Data Types	74
339	Table 11 Legacy YUV420 8-bit Packet Data Size Constraints	75
340	Table 12 YUV420 8-bit Packet Data Size Constraints	77
341	Table 13 YUV420 10-bit Packet Data Size Constraints	79
342	Table 14 YUV422 8-bit Packet Data Size Constraints	81
343	Table 15 YUV422 10-bit Packet Data Size Constraints	82
344	Table 16 RGB Image Data Types	84
345	Table 17 RGB888 Packet Data Size Constraints	84
346	Table 18 RGB666 Packet Data Size Constraints	85
347	Table 19 RGB565 Packet Data Size Constraints	86
348	Table 20 RAW Image Data Types	88
349	Table 21 RAW6 Packet Data Size Constraints	89
350	Table 22 RAW7 Packet Data Size Constraints	90
351	Table 23 RAW8 Packet Data Size Constraints	91
352	Table 24 RAW10 Packet Data Size Constraints	91
353	Table 25 RAW12 Packet Data Size Constraints	92
354	Table 26 RAW14 Packet Data Size Constraints	93

	Version 1.01.00 r0.05 15-Dec-2009	DRAFT MIPI Alliance Specification for CSI-2
355	Table 27 User Defined 8-bit Data Types	95
356	Table 28 Status Data Padding	
357	Table 29 JPEG8 Additional Marker Codes Listing	
358		

MIPI Alliance Specification for Camera Serial Interface 2 (CSI-2)

1 Overview

262	1.1	Scono
362	1.1	Scope

361

- The Camera Serial Interface 2 specification defines an interface between a peripheral device (camera) and a
- 364 host processor (baseband, application engine). The purpose of this document is to specify a standard
- interface between a camera and a host processor for mobile applications.
- A host processor in this document means the hardware and software that performs essential core functions
- for telecommunication or application tasks. The engine of a mobile terminal includes hardware and the
- functions, which enable the basic operation of the mobile terminal. These include, for example, the printed
- circuit boards, RF components, basic electronics, and basic software, such as the digital signal processing
- 370 software.

1.2 Purpose

- 372 Demand for increasingly higher image resolutions is pushing the bandwidth capacity of existing host
- processor-to-camera sensor interfaces. Common parallel interfaces are difficult to expand, require many
- 374 interconnects and consume relatively large amounts of power. Emerging serial interfaces address many of
- 375 the shortcomings of parallel interfaces while introducing their own problems. Incompatible, proprietary
- interfaces prevent devices from different manufacturers from working together. This can raise system costs
- and reduce system reliability by requiring "hacks" to force the devices to interoperate. The lack of a clear
- industry standard can slow innovation and inhibit new product market entry.
- 379 CSI-2 provides the mobile industry a standard, robust, scalable, low-power, high-speed, cost-effective
- interface that supports a wide range of imaging solutions for mobile devices.

2 Terminology

381

- The MIPI Alliance has adopted Section 13.1 of the *IEEE Standards Style Manual*, which dictates use of the words "shall", "should", "may", and "can" in the development of documentation, as follows:
- The word *shall* is used to indicate mandatory requirements strictly to be followed in order to conform to the standard and from which no deviation is permitted (*shall* equals *is required to*).
- The use of the word *must* is deprecated and shall not be used when stating mandatory requirements; *must* is used only to describe unavoidable situations.
- The use of the word *will* is deprecated and shall not be used when stating mandatory requirements; *will* is only used in statements of fact.
- The word *should* is used to indicate that among several possibilities one is recommended as particularly suitable, without mentioning or excluding others; or that a certain course of action is preferred but not necessarily required; or that (in the negative form) a certain course of action is deprecated but not prohibited (*should* equals *is recommended that*).
- The word *may* is used to indicate a course of action permissible within the limits of the standard (*may* equals *is permitted*).
- The word *can* is used for statements of possibility and capability, whether material, physical, or causal (*can* equals *is able to*).
- 399 All sections are normative, unless they are explicitly indicated to be informative.

2.1 Definitions

- 401 **Lane:** A differential conductor pair, used for data transmission. For CSI-2 a data Lane is unidirectional.
- 402 **Packet:** A group of two or more bytes organized in a specified way to transfer data across the interface. All
- packets have a minimum specified set of components. The byte is the fundamental unit of data from which
- 404 packets are made.

- 405 **Payload:** Application data only with all sync, header, ECC and checksum and other protocol-related
- 406 information removed. This is the "core" of transmissions between application processor and peripheral.
- Sleep Mode: Sleep mode (SLM) is a leakage level only power consumption mode.
- 408 **Transmission:** The time during which high-speed serial data is actively traversing the bus. A transmission
- 409 is comprised of one or more packets. A transmission is bounded by SoT (Start of Transmission) and EoT
- 410 (End of Transmission) at beginning and end, respectively.
- 411 **Virtual Channel:** Multiple independent data streams for up to four peripherals are supported by this
- 412 specification. The data stream for each peripheral is a Virtual Channel. These data streams may be
- 413 interleaved and sent as sequential packets, with each packet dedicated to a particular peripheral or channel.
- 414 Packet protocol includes information that links each packet to its intended peripheral.

415	2.2	Abbreviations
416	e.g.	For example (Latin: exempli gratia)
417	i.e.	That is (Latin: id est)
418	2.3	Acronyms
419	BER	Bit Error Rate
420	CIL	Control and Interface Logic
421	CRC	Cyclic Redundancy Check
422	CSI	Camera Serial Interface
423	CSPS	Chroma Sample Pixel Shifted
424	DDR	Dual Data Rate
425	DI	Data Identifier
426	<mark>DT</mark>	Data Type
427	ECC	Error Correction Code
428	ЕоТ	End of Transmission
429	EXIF	Exchangeable Image File Format
430	FE	Frame End
431	FS	Frame Start
432	HS	High Speed; identifier for operation mode
433	HS-RX	High-Speed Receiver (Low-Swing Differential)
434	HS-TX	High-Speed Transmitter (Low-Swing Differential)
435	I2C	Inter-Integrated Circuit
436	JFIF	JPEG File Interchange Format
437	JPEG	Joint Photographic Expert Group
438	LE	Line End
439	LLP	Low Level Protocol
440	LS	Line Start
441	LSB	Least Significant Bit

442	LP	Low-Power; identifier for operation mode
443	LP-RX	Low-Power Receiver (Large-Swing Single Ended)
444	LP-TX	Low-Power Transmitter (Large-Swing Single Ended)
445	MIPI	Mobile Industry Processor Interface
446	MSB	Most Significant Bit
447	PF	Packet Footer
448	PH	Packet Header
449	PI	Packet Identifier
450	PT	Packet Type
451	PHY	Physical Layer
452	PPI	PHY Protocol Interface
453	RGB	Color representation (Red, Green, Blue)
454	RX	Receiver
454 455		Receiver Serial Clock (for CCI)
	RX	
455	RX SCL	Serial Clock (for CCI)
455 456	RX SCL SDA	Serial Clock (for CCI) Serial Data (for CCI)
455 456 457	RX SCL SDA SLM	Serial Clock (for CCI) Serial Data (for CCI) Sleep Mode
455 456 457 458	RX SCL SDA SLM SoT	Serial Clock (for CCI) Serial Data (for CCI) Sleep Mode Start of Transmission
455 456 457 458 459	RX SCL SDA SLM SoT TX	Serial Clock (for CCI) Serial Data (for CCI) Sleep Mode Start of Transmission Transmitter
455 456 457 458 459 460	RX SCL SDA SLM SoT TX ULPS	Serial Clock (for CCI) Serial Data (for CCI) Sleep Mode Start of Transmission Transmitter Ultra-low Power State

463	3 Referer	nces
464	[NXP01]	UM10204, I2C-bus specification and user manual, Revision 03, NXP B.V., 19 June 2007
465 466	[MIPI01]	MIPI Alliance Specification for D-PHY, version 1.00.00, MIPI Alliance, Inc., 14 May 2009

4 Overview of CSI-2

The CSI-2 specification defines standard data transmission and control interfaces between transmitter and receiver. Data transmission interface (referred as CSI-2) is unidirectional differential serial interface with data and clock signals; the physical layer of this interface is the *MIPI Alliance Specification for D-PHY* [MIPI01]. Figure 1 illustrates connections between CSI-2 transmitter and receiver, which typically are a camera module and a receiver module, part of the mobile phone engine.

The control interface (referred as CCI) is a bi-directional control interface compatible with I2C standard.





Figure 1 CSI-2 and CCI Transmitter and Receiver Interface

467

468

469 470

476 **5 CSI-2 Layer Definitions**



Lane N - High Speed Unidirectional Data

Figure 2 CSI-2 Layer Definitions

Figure 2 defines the conceptual layer structure used in CSI-2. The layers can be characterized as follows:

• PHY Layer. The PHY Layer specifies the transmission medium (electrical conductors), the input/output circuitry and the clocking mechanism that captures "ones" and "zeroes" from the serial bit stream. This part of the specification documents the characteristics of the transmission medium, electrical parameters for signaling and the timing relationship between clock and data Lanes.

The mechanism for signaling Start of Transmission (SoT) and End of Transmission (EoT) is specified as well as other "out of band" information that can be conveyed between transmitting and receiving PHYs. Bit-level and byte-level synchronization mechanisms are included as part of the PHY.

The PHY layer is described in [MIPI01].

477 478

479

480

481

482

483

484

485

486 487

488

- **Protocol Layer.** The Protocol layer is composed of several layers, each with distinct responsibilities. The CSI-2 protocol enables multiple data streams using a single interface on the host processor. The Protocol layer specifies how multiple data streams may be tagged and interleaved so each data stream can be properly reconstructed.
 - Pixel/Byte Packing/Unpacking Layer. The CSI-2 supports image applications with varying pixel formats from six to twenty-four bits per pixels. In the transmitter this layer packs pixels from the Application layer into bytes before sending the data to the Low Level Protocol layer. In the receiver this layer unpacks bytes from the Low Level Protocol layer into pixels before sending the data to the Application layer. Eight bits per pixel data is transferred unchanged by this layer.
 - Low Level Protocol. The Low Level Protocol (LLP) includes the means of establishing bit-level and byte-level synchronization for serial data transferred between SoT (Start of Transmission) and EoT (End of Transmission) events and for passing data to the next layer. The minimum data granularity of the LLP is one byte. The LLP also includes assignment of bit-value interpretation within the byte, i.e. the "Endian" assignment.
 - Lane Management. CSI-2 is Lane-scalable for increased performance. The number of data Lanes may be one, two, three or four depending on the bandwidth requirements of the application. The transmitting side of the interface distributes ("distributor" function) the outgoing data stream to one or more Lanes. On the receiving side, the interface collects bytes from the Lanes and merges ("merger" function) them together into a recombined data stream that restores the original stream sequence.

Data within the Protocol layer is organized as packets. The transmitting side of the interface appends header and optional error-checking information on to data to be transmitted at the Low Level Protocol layer. On the receiving side, the header is stripped off at the Low Level Protocol layer and interpreted by corresponding logic in the receiver. Error-checking information may be used to test the integrity of incoming data.

- Application Layer. This layer describes higher-level encoding and interpretation of data contained in the data stream. The CSI-2 specification describes the mapping of pixel values to bytes.
- The normative sections of the specification only relate to the external part of the Link, e.g. the data and bit patterns that are transferred across the Link. All internal interfaces and layers are purely informative.

6 Camera Control Interface (CCI)

- 522 CCI is a two-wire, bi-directional, half duplex, serial interface for controlling the transmitter. CCI is
- 523 compatible with the fast mode variant of the I2C interface. CCI shall support 400kHz operation and 7-bit
- 524 Slave Addressing.

521

- A CSI-2 receiver shall be configured as a master and a CSI-2 transmitter shall be configured as a slave on
- 526 the CCI bus. CCI is capable of handling multiple slaves on the bus. However, multi-master mode is not
- supported by CCI. Any I2C commands that are not described in this section shall be ignored and shall not
- 528 cause unintended device operation. Note that the terms master and slave, when referring to CCI, should not
- be confused with similar terminology used for D-PHY's operation; they are not related.
- Typically, there is a dedicated CCI interface between the transmitter and the receiver.
- 531 CCI is a subset of the I2C protocol, including the minimum combination of obligatory features for I2C
- 532 slave devices specified in the I2C specification. Therefore, transmitters complying with the CCI
- 533 specification can also be connected to the system I2C bus. However, care must be taken so that I2C masters
- do not try to utilize those I2C features that are not supported by CCI masters and CCI slaves
- Each CCI transmitter may have additional features to support I2C, but that is dependent on implementation.
- Further details can be found on a particular device's data sheet.
- This specification does not attempt to define the contents of control messages sent by the CCI master. As
- such, it is the responsibility of the CSI-2 implementer to define a set of control messages and corresponding
- frame timing and I2C latency requirements, if any, that must be met by the CCI master when sending such
- 540 control messages to the CCI slave.
- 541 The CCI defines an additional data protocol layer on top of I2C. The data protocol is presented in the
- 542 following sections.


543 6.1 Data Transfer Protocol

- 544 The data transfer protocol is according to I2C standard. The START, REPEATED START and STOP
- conditions as well as data transfer protocol are specified in *The I* 2 *C Specification* [NXP01].


6.1.1 Message Type

- A basic CCI message consists of START condition, slave address with read/write bit, acknowledge from
- slave, sub address (index) for pointing at a register inside the slave device, acknowledge signal from slave,
- 549 in write operation data byte from master, acknowledge/negative acknowledge from slave and STOP
- 550 condition. In read operation data byte comes from slave and acknowledge/negative acknowledge from
- master. This is illustrated in Figure 3.
- The slave address in the CCI is 7-bit.
- The CCI supports 8-bit index with 8-bit data or 16-bit index with 8-bit data. The slave device in question
- defines what message type is used.

Message type with 8-bit index and 8-bit data (7-bit address)



Message type with 16-bit index and 8-bit data (7-bit address)



555556

557

558559

560

561

562

563

564

565

566

567

568

569570

Figure 3 CCI Message Types

6.1.2 Read/Write Operations

The CCI compatible device shall be able to support four different read operations and two different write operations; single read from random location, sequential read from random location, single read from current location, sequential read from current location, single write to random location and sequential write starting from random location. The read/write operations are presented in the following sections.

The index in the slave device has to be auto incremented after each read/write operation. This is also explained in the following sections.

6.1.2.1 Single Read from Random Location

In single read from random location the master does a dummy write operation to desired index, issues a repeated start condition and then addresses the slave again with read operation. After acknowledging its slave address, the slave starts to output data onto SDA line. This is illustrated in Figure 4. The master terminates the read operation by setting a negative acknowledge and stop condition.




Figure 4 CCI Single Read from Random Location

Copyright © 2005-2009 MIPI Alliance, Inc. All rights reserved. MIPI Alliance Member Confidential.

572

573

574

575 576

577

578

579

580 581

582 583

584 585

586

587

6.1.2.2 Single Read from the Current Location

It is also possible to read from last used index by addressing the slave with read operation. The slave responses by setting the data from last used index to SDA line. This is illustrated in Figure 5. The master terminates the read operation by setting a negative acknowledge and stop condition.




Figure 5 CCI Single Read from Current Location

6.1.2.3 Sequential Read Starting from a Random Location

The sequential read starting from a random location is illustrated in Figure 6. The master does a dummy write to the desired index, issues a repeated start condition after an acknowledge from the slave and then addresses the slave again with a read operation. If a master issues an acknowledge after received data it acts as a signal to the slave that the read operation continues from the next index. When the master has read the last data byte it issues a negative acknowledge and stop condition.




Figure 6 CCI Sequential Read Starting from a Random Location

6.1.2.4 Sequential Read Starting from the Current Location

- A sequential read starting from the current location is similar to a sequential read from a random location.
- The only exception is there is no dummy write operation. The command sequence is illustrated in Figure 7.
- The master terminates the read operation by issuing a negative acknowledge and stop condition.

593

594

595 596

597 598

599

600

601




Figure 7 CCI Sequential Read Starting from the Current Location

6.1.2.5 Single Write to a Random Location

A write operation to a random location is illustrated in Figure 8. The master issues a write operation to the slave then issues the index and data after the slave has acknowledged the write operation. The write operation is terminated with a stop condition from the master.




Figure 8 CCI Single Write to a Random Location

6.1.2.6 Sequential Write

The sequential write operation is illustrated in Figure 9. The slave auto-increments the index after each data byte is received. The sequential write operation is terminated with a stop condition from the master.




Figure 9 CCI Sequential Write Starting from a Random Location

6.2 CCI Slave Addresses

For camera modules having only raw Bayer output the 7-bit slave address should be 011011Xb, where X = 0 or 1. For all other camera modules the 7-bit slave address should be 011110Xb.

607 6.3 CCI Multi-Byte Registers

6.3.1 Overview

602

603

604

- Peripherals contain a wide range of different register widths for various control and setup purposes. The CSI-2 specification supports the following register widths:
- 8-bit generic setup registers
- 16-bit parameters like line-length, frame-length and exposure values
- 32-bit high precision setup values
- 64-bit for needs of future sensors
- In general, the byte oriented access protocols described in the sections above provide an efficient means to
- access multi-byte registers. However, the registers should reside in a byte-oriented address space, and the
- address of a multi-byte register should be the address of its first byte. Thus, addresses of contiguous multi-
- byte registers will not be contiguous. For example, a 32-bit register with its first byte at address 0x8000 can
- be read by means of a sequential read of four bytes, starting at random address 0x8000. If there is an
- 620 additional 4-byte register with its first byte at 0x8004, it could then be accessed using a four-byte
- Sequential Read from the Current Location protocol.
- 622 The motivation for a general multi-byte protocol rather than fixing the registers at 16-bits width is
- flexibility. The protocol to be described below provides a way of transferring 16-bit, 32-bit or 64-bit values
- over a 16-bit index, 8-bit data, two-wire serial link while ensuring that the bytes of data transferred for a
- multi-byte register value are always consistent (temporally coherent).
- Using this protocol a single CCI message can contain one, two or all of the different register widths used
- within a device.
- The MS byte of a multi-byte register shall be located at the lowest address and the LS byte at the highest
- 629 address.

- The address of the first byte of a multi-byte register may, or may not be, aligned to the size of the register;
- 631 i.e., a multiple of the number of register bytes. The register alignment is an implementation choice between
- processing optimized and bandwidth optimized organizations. There are no restrictions on the number or
- 633 mix of multi-byte registers within the available 64K by 8-bit index space, with the exception that rules for
- the valid locations for the MS bytes and LS bytes of registers are followed.
- Partial access to multi-byte registers is not allowed. A multi-byte register shall only be accessed by a single
- sequential message. When a multi-byte register is accessed, its first byte is accessed first, its second byte is
- accessed second, etc.

640

641

642

645

- When a multi-byte register is accessed, the following re-timing rules must be followed:
 - For a Write operation, the updating of the register shall be deferred to a time when the last bit of the last byte has been received
 - For a Read operation, the value read shall reflect the status of all bytes at the time that the first bit of the first byte has been read
- Section 6.3.3 describes example behavior for the re-timing of multi-byte register accesses.
- Without re-timing data may be corrupted as illustrated in Figure 10 and Figure 11 below.




Figure 10 Corruption of a 32-bit Wide Register during a Read Message




Figure 11 Corruption of a 32-bit Wide Register during a Write Message

6.3.2 The Transmission Byte Order for Multi-byte Register Values

This is a normative section.

647 648

649

650

652 653

654655

The first byte of a CCI message is always the MS byte of a multi-byte register and the last byte is always the LS byte.




Figure 12 Example 16-bit Register Write




Figure 13 Example 32-bit Register Write (address not shown)




Figure 14 Example 64-bit Register Write (address not shown)

6.3.3 Multi-Byte Register Protocol

This is an informative section.

656657

658

659

660

Each device may have both single and multi-byte registers. Internally a device must understand what addresses correspond to the different register widths.

664 6.3.3.1 Reading Multi-byte Registers

- To ensure that the value read from a multi-byte register is consistent, i.e. all bytes are temporally coherent, the device internally transfers the contents of the register into a temporary buffer when the MS byte of the register is read. The contents of the temporary buffer are then output as a sequence of bytes on the SDA line. Figure 15 and Figure 16 illustrate multi-byte register read operations.
- The temporary buffer is always updated unless the read operation is incremental within the same multi-byte register.




Figure 15 Example 16-bit Register Read

In this definition there is no distinction made between whether the register is accessed incrementally via separate, single byte read messages with no intervening data writes or via a single multi-location read message. This protocol purely relates to the behavior of the index value.

- Examples of when the temporary buffer is updated are as follows:
- The MS byte of a register is accessed

671672

673

674

675

676

677

678

679

680

- The index has crossed a multi-byte register boundary
- Successive single byte reads from the same index location
 - The index value for the byte about to be read is the same or less than the previous index
- Unless the contents of a multi-byte register are accessed in an incremental manner the values read back are not guaranteed to be consistent.
 - The contents of the temporary buffer are reset to zero by START and STOP conditions.




Figure 16 Example 32-bit Register Read

6.3.3.2 Writing Multi-byte Registers

684 685

686

687

688

689

690

691

To ensure that the value written is consistent, the bytes of data of a multi-byte register are written into a temporary buffer. Only after the LS byte of the register is written is the full multi-byte value transferred into the internal register location. Figure 17 and Figure 18 illustrate multi-byte register write operations.

CCI messages that only write to the LS or MS byte of a multi-byte register are not allowed. Single byte writes to a multi-byte register addresses may cause undesirable behavior in the device.




Figure 17 Example 16-bit Register Write

696

697

698

699

700




Figure 18 Example 32-bit Register Write

6.4 Electrical Specifications and Timing for I/O Stages

The electrical specification and timing for I/O stages conform to I²C Standard- and Fast-mode devices. Information presented in Table 1 is from [NXP01].

Table 1 CCI I/O Characteristics

Parameter	Symbol	Standar	rd-mode	Fast-mode		Unit
		Min.	Max.	Min.	Max.	
LOW level input voltage	$V_{\rm IL}$	-0.5	$0.3V_{DD}$	-0.5	$0.3 V_{DD}$	V
HIGH level input voltage	V_{IH}	$0.7V_{\mathrm{DD}}$	Note 1	$0.7V_{DD}$	Note 1	V
$\begin{aligned} & \text{Hysteresis of Schmitt trigger} \\ & \text{inputs} \\ & V_{\text{DD}} > 2V \\ & V_{\text{DD}} < 2V \end{aligned}$	$ m V_{HYS}$	N/A N/A	N/A N/A	$\begin{array}{c} 0.05 V_{DD} \\ 0.1 V_{DD} \end{array}$	- -	V
LOW level output voltage (open drain) at 3mA sink current $V_{DD} > 2V \\ V_{DD} < 2V$	$\begin{array}{c} V_{OL1} \\ V_{OL3} \end{array}$	0 N/A	0.4 N/A	0 0	0.4 0.2V _{DD}	V

Parameter	Symbol	Standard-mode		Fast-mode		Unit
		Min.	Max.	Min.	Max.	
HIGH level output voltage	V_{OH}	N/A	N/A	$0.8V_{\mathrm{DD}}$		V
Output fall time from $V_{\rm IHmin}$ to $V_{\rm ILmax}$ with bus capacitance from 10 pF to 400 pF	t_{OF}	-	250	20+0.1C _B Note 2	250	ns
Pulse width of spikes which shall be suppressed by the input filter	t_{SP}	N/A	N/A	0	50	ns
Input current each I/O pin with an input voltage between 0.1 $V_{\rm DD}$ and 0.9 $V_{\rm DD}$	II	-10	10	-10 Note 3	10 Note 3	μΑ
Input/Output capacitance (SDA)	C _{I/O}	-	8	-	8	pF
Input capacitance (SCL)	CI	-	6	-	6	pF

701 Notes:

704705

702 1. Maximum VIH = $V_{DDmax} + 0.5V$

703 2. $C_B = \text{capacitance of one bus line in pF}$

3. I/O pins of Fast-mode devices shall not obstruct the SDA and SCL line if V_{DD} is switched off

Table 2 CCI Timing Specification

Parameter	Symbol	Standa	rd-mode	Fast-mode		Unit
		Min.	Max.	Min.	Max.	
SCL clock frequency	f_{SCL}	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated	t _{HD:STA}	0.4	-	0.6	-	μs
LOW period of the SCL clock	t_{LOW}	4.7	-	1.3	-	μs
HIGH period of the SCL clock	t _{HIGH}	4.0	-	0.6	-	μs
Setup time for a repeated START condition	$t_{\mathrm{SU;STA}}$	4.7	-	0.6	-	μs
Data hold time	t _{HD;DAT}	0 Note 2	3.45 Note 3	0 Note 2	0.9 Note 3	μs
Data set-up time	$t_{\mathrm{SU;DAT}}$	250	-	100 Note 4	-	ns
Rise time of both SDA and SCL signals	t_R	-	1000	20+0.1C _B Note 5	300	ns
Fall time of both SDA and SCL signals	t_{F}	-	300	20+0.1C _B Note 5	300	ns
Set-up time for STOP condition	$t_{\mathrm{SU;STO}}$	4.0	-	0.6	-	μs
Bus free time between a STOP	$t_{ m BUF}$	4.7	-	1.3	-	μs

Parameter	Symbol	Standaı	rd-mode	Fast-	Unit	
		Min.	Max.	Min.	Max.	
and START condition						
Capacitive load for each bus line	C_B	-	400	-	400	pF
Noise margin at the LOW level for each connected device (including hysteresis)	V _{nL}	0.1V _{DD}	-	$0.1V_{DD}$	-	V
Noise margin at the HIGH level for each connected device (including hysteresis)	V _{nH}	$0.2V_{DD}$	-	$0.2V_{DD}$	-	V

706 Notes:

711

712

713

714

715

718

719

- 707 1. All values referred to $V_{IHmin} = 0.7 V_{DD}$ and $V_{ILmax} = 0.3 V_{DD}$
- A device shall internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL
- 710 3. The maximum t_{HD:DAT} has only to be met if the device does not the LOW period (t_{LOW}) of the SCL signal
 - 4. A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement $t_{SU;DAT} \ge 250$ ns shall be then met. This will be automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the low period of SCL signal, it shall output the next data bit to the SDA line $t_{rMAX} + t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the Standard-mode I2C bus specification) before the SCL line is released.
- 5. CB = total capacitance of one bus line in pF.
- 717 The CCI timing is illustrated in Figure 19.




Figure 19 CCI Timing

7 Physical Layer

- 721 CSI-2 uses the physical layer described in [MIPI01].
- 722 The physical layer for a CSI-2 implementation is composed of between one and four unidirectional data
- 723 Lanes and one clock Lane. All CSI-2 transmitters and receivers shall support continuous clock behavior on
- the Clock Lane, and optionally may support non-continuous clock behavior.
- 725 For continuous clock behavior the Clock Lane remains in high-speed mode generating active clock signals
- between the transmission of data packets.
- 727 For non-continuous clock behavior the Clock Lane enters the LP-11 state between the transmission of data
- 728 packets.

- 729 The minimum physical layer requirement for a CSI-2 transmitter is
- Data Lane Module: Unidirectional master, HS-TX, LP-TX and a CIL-MFEN function
- Clock Lane Module: Unidirectional master, HS-TX, LP-TX and a CIL-MCNN function
- 732 The minimum physical layer requirement for a CSI-2 receiver is
- Data Lane Module: Unidirectional slave, HS-RX, LP-RX, and a CIL-SFEN function
- Clock Lane Module: Unidirectional slave, HS-RX, LP-RX, and a CIL-SCNN function
- All CSI-2 implementations shall support forward escape ULPS on all Data Lanes.

8 Multi-Lane Distribution and Merging

CSI-2 is a Lane-scalable specification. Applications requiring more bandwidth than that provided by one data Lane, or those trying to avoid high clock rates, can expand the data path to two, three, or four Lanes wide and obtain approximately linear increases in peak bus bandwidth. The mapping between data at higher layers and the serial bit stream is explicitly defined to ensure compatibility between host processors and peripherals that make use of multiple data Lanes.

Conceptually, between the PHY and higher functional layers is a layer that handles multi-Lane configurations. In the transmitter, the layer distributes a sequence of packet bytes across N Lanes, where each Lane is an independent unit of physical-layer logic (serializers, etc.) and transmission circuitry. In the receiver, it collects incoming bytes from N Lanes and consolidates (merges) them into complete packets to pass into the packet decomposer.




Figure 20 Conceptual Overview of the Lane Distributor Function




Figure 21 Conceptual Overview of the Lane Merging Function

The Lane distributor takes a transmission of arbitrary byte length, buffers up N bytes (where N = number of Lanes), and then sends groups of N bytes in parallel across N Lanes. Before sending data, all Lanes perform the SoT sequence in parallel to indicate to their corresponding receiving units that the first byte of a packet is beginning. After SoT, the Lanes send groups of successive bytes from the first packet in parallel, following a round-robin process.


Examples:

- 2-Lane system (Figure 22): byte 0 of the packet goes to Lane 1, byte 1 goes to Lane 2, byte 2 to Lane 1, byte 3 goes to Lane 2, byte 4 goes to Lane 1 and so on.
- 3-Lane system (Figure 23): byte 0 of the packet goes to Lane 1, byte 1 goes to Lane 2, byte 2 to Lane 3, byte 3 goes to Lane 1, byte 4 goes to Lane 2 and so on.
- 4-Lane system (Figure 24):byte 0 of the packet goes to Lane 1, byte 1 goes to Lane 2, byte 2 to Lane 3, byte 3 goes to Lane 4, byte 4 goes to Lane 1 and so on


At the end of the transmission, there may be "extra" bytes since the total byte count may not be an integer multiple of the number of Lanes, N. One or more Lanes may send their last bytes before the others. The Lane distributor, as it buffers up the final set of less-than-N bytes in parallel for sending to N data Lanes, de-asserts its "valid data" signal into all Lanes for which there is no further data.

- 767 Each D-PHY data Lane operates autonomously.
- 768 Although multiple Lanes all start simultaneously with parallel "start packet" codes, they may complete the transaction at different times, sending "end packet" codes one cycle (byte) apart. 769
- 770 The N PHYs on the receiving end of the link collect bytes in parallel, and feed them into the Lane-merging 771 layer. This reconstitutes the original sequence of bytes in the transmission, which can then be partitioned 772 into individual packets for the packet decoder layer.

Number of Bytes, N, transmitted is an integer multiple of the number of lanes:




Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes:




773 774

Figure 22 Two Lane Multi-Lane Example


Number of Bytes, N, transmitted is an integer multiple of the number of lanes:



Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes (Example 1):



Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes (Example 2):




LPS - Low Power State

SoT – Start of Transmission

EoT – End of Transmission

Figure 23 Three Lane Multi-Lane Example

Number of Bytes, N, transmitted is an integer multiple of the number of lanes:



Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes:




Figure 24 Four Lane Multi-Lane Example

8.1 Multi-Lane Interoperability

The Lane distribution and merging layers shall be reconfigurable via the Camera Control Interface when more than one data Lane is used.

An "N" data Lane receiver shall be connected with an "M" data Lane transmitter, by CCI configuration of the Lane distribution and merging layers within the CSI-2 transmitter and receiver when more than one data Lane is used. Thus, a receiver with four data Lanes shall work with transmitters with one, two, three or four data Lanes. Likewise, a transmitter with four data Lanes shall work with receivers with four or fewer data Lanes. Transmitter Lanes 1 to M shall be connected to the receiver Lanes 1 to M.

787 Two cases:

777 778

779

780 781

782

783

784 785

- If M<=N then there is no loss of performance the receiver has sufficient data Lanes to match the transmitter (Figure 25 and Figure 26).
 - If M> N then there may be a loss of performance (e.g. frame rate) as the receiver has fewer data Lanes than the transmitter (Figure 27 and Figure 28).




Figure 25 One Lane Transmitter and Four Lane Receiver Example




Figure 26 Two Lane Transmitter and Four Lane Receiver Example

795

790

791




Figure 27 Four Lane Transmitter and One Lane Receiver Example




Figure 28 Four Lane Transmitter and Two Lane Receiver Example

9 Low Level Protocol


The Low Level Protocol (LLP) is a byte orientated, packet based protocol that supports the transport of arbitrary data using Short and Long packet formats. For simplicity, all examples in this section are single Lane configurations.

Lane configurations.

Low Level Protocol Features:

- Transport of arbitrary data (Payload independent)
- 806 8-bit word size
 - Support for up to four interleaved virtual channels on the same link
- Special packets for frame start, frame end, line start and line end information
 - Descriptor for the type, pixel depth and format of the Application Specific Payload data
 - 16-bit Checksum Code for error detection.

DATA:



811 812 813

814

819

800

804

805

807

809

810


Figure 29 Low Level Protocol Packet Overview

9.1 Low Level Protocol Packet Format

- Two packet structures are defined for low-level protocol communication: Long packets and Short packets.
- For each packet structure exit from the low power state followed by the Start of Transmission (SoT)
- sequence indicates the start of the packet. The End of Transmission (EoT) sequence followed by the low
- power state indicates the end of the packet.

9.1.1 Low Level Protocol Long Packet Format

- Figure 30 shows the structure of the Low Level Protocol Long Packet. A Long Packet shall be identified by
- Data Types 0x10 to 0x37. See Table 3 for a description of the Data Types. A Long Packet shall consist of
- three elements: a 32-bit Packet Header (PH), an application specific Data Payload with a variable number
- of 8-bit data words and a 16-bit Packet Footer (PF). The Packet Header is further composed of three
- 824 elements: an 8-bit Data Identifier, a 16-bit Word Count field and an 8-bit ECC. The Packet footer has one
- element, a 16-bit checksum. See sections 9.2 through 9.5 for further descriptions of the packet elements.



After the EoT sequence the receiver begins looking for the next SoT sequence.

Short packet 16-bit Data Field shall be transmitted least significant byte first.

843

856857

858

859

860

861

862863

864

9.1.2 Low Level Protocol Short Packet Format

- Figure 31 shows the structure of the Low Level Protocol Short Packet. A Short Packet shall be identified by Data Types 0x00 to 0x0F. See Table 3 for a description of the Data Types. A Short Packet shall contain only a Packet Header; a Packet Footer shall not be present. The Word Count field in the Packet Header shall be replaced by a Short Packet Data Field.
- For Frame Synchronization Data Types the Short Packet Data Field shall be the frame number. For Line Synchronization Data Types the Short Packet Data Field shall be the line number. See Table 6 for a
- description of the Frame and Line synchronization Data Types.
- For Generic Short Packet Data Types the content of the Short Packet Data Field shall be user defined.
- The Error Correction Code (ECC) byte allows single-bit errors to be corrected and 2-bit errors to be detected in the Short Packet.



32-bit SHORT PACKET (SH) Data Type (DT) = 0x00 – 0x0F

Figure 31 Short Packet Structure

9.2 Data Identifier (DI)

The Data Identifier byte contains the Virtual Channel Identifier (VC) value and the Data Type (DT) value as illustrated in Figure 32. The Virtual Channel Identifier is contained in the two MS bits of the Data Identifier Byte. The Data Type value is contained in the six LS bits of the Data Identifier Byte.




Figure 32 Data Identifier Byte

9.3 Virtual Channel Identifier

- The purpose of the Virtual Channel Identifier is to provide separate channels for different data flows that are interleaved in the data stream.
- The Virtual channel identifier number is in the top two bits of the Data Identifier Byte. The Receiver will monitor the virtual channel identifier and de-multiplex the interleaved video streams to their appropriate

870

871

872873

875876

877

878 879

880

881 882 channel. A maximum of four data streams is supported; valid channel identifiers are 0 to 3. The virtual channel identifiers in the peripherals should be programmable to allow the host processor to control how the data streams are de-multiplexed. The principle of logical channels is presented in the Figure 33.




Figure 33 Logical Channel Block Diagram (Receiver)

Figure 34 illustrates an example of data streams utilizing virtual channel support.




Figure 34 Interleaved Video Data Streams Examples

9.4 Data Type (DT)

The Data Type value specifies the format and content of the payload data. A maximum of sixty-four data types are supported.

There are eight different data type classes as shown in Table 3. Within each class there are up to eight different data type definitions. The first two classes denote short packet data types. The remaining six classes denote long packet data types.

886

887

888

889

890

891

892

893

894

For details on the short packet data type classes refer to section 9.8.

For details on the five long packet data type classes refer to section 11.

885 Table 3 Data Type Classes

Data Type	Description
0x00 to 0x07	Synchronization Short Packet Data Types
0x08 to 0x0F	Generic Short Packet Data Types
0x10 to 0x17	Generic Long Packet Data Types
0x18 to 0x1F	YUV Data
0x20 to 0x27	RGB Data
0x28 to 0x2F	RAW Data
0x30 to 0x37	User Defined Byte-based Data
0x38 to 0x3F	Reserved

9.5 Packet Header Error Correction Code

The correct interpretation of the data identifier and word count values is vital to the packet structure. The Packet Header Error Correction Code byte allows single-bit errors in the data identifier and the word count to be corrected and two-bit errors to be detected. The 24-bit subset of the code described in section 9.5.2 shall be used. Therefore, bits 7 and 6 of the ECC byte shall be zero. The error state based on ECC decoding shall be available at the Application layer in the receiver.

The Data Identifier field DI[7:0] shall map to D[7:0] of the ECC input, the Word Count LS Byte (WC[7:0]) to D[15:8] and the Word Count MS Byte (WC[15:8]) to D[23:16]. This mapping is shown in Figure 35, which also serves as an ECC calculation example.




Figure 35 24-bit ECC Generation Example

9.5.1 General Hamming Code Applied to Packet Header

The number of parity or error check bits required is given by the Hamming rule, and is a function of the number of bits of information transmitted. The Hamming rule is expressed by the following inequality:

900
$$d+p+1 \le 2^p$$
 where d is the number of data bits and p is the number of parity bits.

The result of appending the computed parity bits to the data bits is called the Hamming code word. The size of the code word c is obviously d+p, and a Hamming code word is described by the ordered set (c,d). A Hamming code word is generated by multiplying the data bits by a generator matrix G. This multiplication's result is called the code word vector (c1, c2, c3,...cn), consisting of the original data bits and the calculated parity bits. The generator matrix G used in constructing Hamming codes consists of G (the identity matrix) and a parity generation matrix G:

907
$$\mathbf{G} = [\mathbf{I} \mid \mathbf{A}]$$

The packet header plus the ECC code can be obtained as: PH = p*G where p represents the header (24 or 64 bits) and **G** is the corresponding generator matrix.

Validating the received code word r, involves multiplying it by a parity check to form s, the syndrome or parity check vector: $s = \mathbf{H}^*PH$ where PH is the received packet header and \mathbf{H} is the parity check matrix:

912
$$\mathbf{H} = [\mathbf{A}^{\mathbf{T}} \mid \mathbf{I}]$$

If all elements of s are zero, the code word was received correctly. If s contains non-zero elements, then at least one error is present. If a single bit error is encountered then the syndrome s is one of the elements of \mathbf{H} which will point to the bit in error. Further, in this case, if the bit in error is one of the parity bits, then the syndrome will be one of the elements on \mathbf{I} , else it will be the data bit identified by the position of the syndrome in $\mathbf{A}^{\mathbf{T}}$.

9.5.2 Hamming-modified Code

The error correcting code used is a 7+1bits Hamming-modified code (72,64) and the subset of it is 5+1bits or (30,24). Hamming codes use parity to correct one error or detect two errors, but they are not capable of doing both simultaneously, thus one extra parity bit needs to be added. The code used, is build to allow same syndromes to correct first 24-bits in a 64-bit sequence and those syndromes to be 6-bits wide. To specify in a compact way the encoding of parity and decoding of syndromes, the following matrix is used:

Table 4 ECC Syndrome Association Matrix

	d2d1d0										
d5d4d3	0b000	0b001	0b010	0b011	0b100	0b101	0b110	0b111			
0b000	0x07	0x0B	0x0D	0x0E	0x13	0x15	0x16	0x19			
0b001	0x1A	0x1C	0x23	0x25	0x26	0x29	0x2A	0x2C			
0b010	0x31	0x32	0x34	0x38	0x1F	0x2F	0x37	0x3B			
0b011	0x43	0x45	0x46	0x49	0x4A	0x4C	0x51	0x52			
0b100	0x54	0x58	0x61	0x62	0x64	0x68	0x70	0x83			
0b101	0x85	0x86	0x89	0x8A	0x3D	0x3E	0x4F	0x57			

	d2d1d0									
d5d4d3	0b000	0b001	0b010	0b011	0b100	0b101	0b110	0b111		
0b110	0x8C	0x91	0x92	0x94	0x98	0xA1	0xA2	0xA4		
0b111	0xA8	0xB0	0xC1	0xC2	0xC4	0xC8	0xD0	0xE0		

- Each cell in the matrix represents a syndrome and the first twenty-four cells (the orange rows) are using the first three or five bits to build the syndrome. Each syndrome in the matrix is MSB left aligned:
- 928 e.g. 0x07=0b0000 0111=P7P6P5P4P3P2P1P0

942

943

944

- The top row defines the three LSB of data position bit, and the left column defines the three MSB of data position bit (there are 64-bit positions in total).
- e.g. 37th bit position is encoded 0b100_101 and has the syndrome 0x68.
- To derive the parity P0 for 24-bits, the P0's in the orange rows will define if the corresponding bit position is used in P0 parity or not.
- 934 e.g. $P0_{24-bits} = D0^D1^D2^D4^D5^D7^D10^D11^D13^D16^D20^D21^D22^D23$
- Similar, to derive the parity P0 for 64-bits, all P0's in Table 5 will define the corresponding bit positions to be used.
- To correct a single-bit error, the syndrome has to be one of the syndromes Table 4, which will identify the bit position in error. The syndrome is calculated as:
- S = $P_{SEND}^{P_{RECEIVED}}$ where P_{SEND} is the 8/6-bit ECC field in the header and $P_{RECEIVED}$ is the calculated parity of the received header.
 - Table 5 represents the same information as the matrix in Table 4, organized such that will give a better insight on the way parity bits are formed out of data bits. The orange area of the table has to be used to form the ECC to protect a 24-bit header, whereas the whole table has to be used to protect a 64-bit header.

Table 5 ECC Parity Generation Rules

Bit	P7	P6	P5	P4	Р3	P2	P1	P0	Hex
0	0	0	0	0	0	1	1	1	0x07
1	0	0	0	0	1	0	1	1	0x0B
2	0	0	0	0	1	1	0	1	0x0D
3	0	0	0	0	1	1	1	0	0x0E
4	0	0	0	1	0	0	1	1	0x13
5	0	0	0	1	0	1	0	1	0x15
6	0	0	0	1	0	1	1	0	0x16
7	0	0	0	1	1	0	0	1	0x19
8	0	0	0	1	1	0	1	0	0x1A
9	0	0	0	1	1	1	0	0	0x1C
10	0	0	1	0	0	0	1	1	0x23

Bit	P7	P6	P5	P4	Р3	P2	P1	P0	Hex
11	0	0	1	0	0	1	0	1	0x25
12	0	0	1	0	0	1	1	0	0x26
13	0	0	1	0	1	0	0	1	0x29
14	0	0	1	0	1	0	1	0	0x2A
15	0	0	1	0	1	1	0	0	0x2C
16	0	0	1	1	0	0	0	1	0x31
17	0	0	1	1	0	0	1	0	0x32
18	0	0	1	1	0	1	0	0	0x34
19	0	0	1	1	1	0	0	0	0x38
20	0	0	0	1	1	1	1	1	0x1F
21	0	0	1	0	1	1	1	1	0x2F
22	0	0	1	1	0	1	1	1	0x37
23	0	0	1	1	1	0	1	1	0x3B
24	0	1	0	0	0	0	1	1	0x43
25	0	1	0	0	0	1	0	1	0x45
26	0	1	0	0	0	1	1	0	0x46
27	0	1	0	0	1	0	0	1	0x49
28	0	1	0	0	1	0	1	0	0x4A
29	0	1	0	0	1	1	0	0	0x4C
30	0	1	0	1	0	0	0	1	0x51
31	0	1	0	1	0	0	1	0	0x52
32	0	1	0	1	0	1	0	0	0x54
33	0	1	0	1	1	0	0	0	0x58
34	0	1	1	0	0	0	0	1	0x61
35	0	1	1	0	0	0	1	0	0x62
36	0	1	1	0	0	1	0	0	0x64
37	0	1	1	0	1	0	0	0	0x68
38	0	1	1	1	0	0	0	0	0x70
39	1	0	0	0	0	0	1	1	0x83
40	1	0	0	0	0	1	0	1	0x85
41	1	0	0	0	0	1	1	0	0x86
42	1	0	0	0	1	0	0	1	0x89
43	1	0	0	0	1	0	1	0	0x8A
44	0	0	1	1	1	1	0	1	0x3D

Bit	P7	P6	P5	P4	Р3	P2	P1	P0	Hex
45	0	0	1	1	1	1	1	0	0x3E
46	0	1	0	0	1	1	1	1	0x4F
47	0	1	0	1	0	1	1	1	0x57
48	1	0	0	0	1	1	0	0	0x8C
49	1	0	0	1	0	0	0	1	0x91
50	1	0	0	1	0	0	1	0	0x92
51	1	0	0	1	0	1	0	0	0x94
52	1	0	0	1	1	0	0	0	0x98
53	1	0	1	0	0	0	0	1	0xA1
54	1	0	1	0	0	0	1	0	0xA2
55	1	0	1	0	0	1	0	0	0xA4
56	1	0	1	0	1	0	0	0	0xA8
57	1	0	1	1	0	0	0	0	0xB0
58	1	1	0	0	0	0	0	1	0xC1
59	1	1	0	0	0	0	1	0	0xC2
60	1	1	0	0	0	1	0	0	0xC4
61	1	1	0	0	1	0	0	0	0xC8
62	1	1	0	1	0	0	0	0	0xD0
63	1	1	1	0	0	0	0	0	0xE0

9.5.3 ECC Generation on TX Side

946 This is an informative section.

945

948 949

The ECC can be easily implemented using a parallel approach as depicted in Figure 36 for a 64-bit header.





Figure 36 64-bit ECC Generation on TX Side

And Figure 37 for a 24-bit header:



953

954

955

956

957

958


Figure 37 24-bit ECC Generation on TX Side

The parity generators are based on Table 5.

e.g. P3_{24-bit} = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23

9.5.4 Applying ECC on RX Side

Applying ECC on RX side involves generating a new ECC for the received packet, computing the syndrome using the new ECC and the received ECC, decoding the syndrome to find if a single-error has occurred and if so, correct it.



959 960

961

962963

964

965

966

Figure 38 64-bit ECC on RX Side Including Error Correction

Decoding the syndrome has three aspects:

- Finding if the packet has any errors (if syndrome is 0, no errors are present)
- Checking if a single error has occurred by searching Table 5, if the syndrome is one of the entries in the table, then a single bit error has occurred and the corresponding bit is affected, thus this position in the data stream needs to be complemented. Also, if the syndrome is one of the rows of the identity matrix I, then one of the parity bits are in error. If the syndrome cannot be identified,

968

969

970

971

972 973

974

975

976

977

979 980

981

982

then a higher order error has occurred and the error flag will be set (the stream is corrupted and cannot be restored).

• Correcting the single error detected, as indicated above.

The 24-bit implementation uses fewer terms to calculate the parity and thus the syndrome decoding block is much simpler than the 64-bit implementation.




Figure 39 24-bit ECC on RX side Including Error Correction

9.6 Checksum Generation

To detect possible errors in transmission, a checksum is calculated over each data packet. The checksum is realized as 16-bit CRC. The generator polynomial is $x^{16}+x^{12}+x^5+x^0$.

978 The transmission of the checksum is illustrated in Figure 40.





Figure 40 Checksum Transmission

The 16-bit checksum sequence is transmitted as part of the Packet Footer. When the Word Count is zero, the CRC shall be 0xFFFF.



985

986


987 988

989

990

Figure 41 Checksum Generation for Packet Data

The definition of a serial CRC implementation is presented in Figure 42. The CRC implementation shall be functionally equivalent with the C code presented in Figure 43. The CRC shift register is initialized to 0xFFFF at the beginning of each packet. After all payload data has passed through the CRC circuitry, the CRC circuitry contains the checksum. The 16-bit checksum produced by the C code in Figure 43 equals the final contents of the C[15:0] shift register shown in Figure 42. The checksum is then sent over CSI-2 bus to the receiver to verify that no errors have occurred in the transmission.




Polynomial: $x^{16} + x^{12} + x^5 + x^0$ Note: C15 represents x^0 , C0 represents x^{15}

Figure 42 Definition of 16-bit CRC Shift Register

```
#define POLY 0x8408
                                         /* 1021H bit reversed */
               unsigned short crc16(char *data p, unsigned short length)
                   unsigned char i;
                   unsigned int data;
                   unsigned int crc = 0xffff;
                   if (length == 0)
                      return (unsigned short)(crc);
                   do
                      for (i=0, data=(unsigned int)0xff & *data_p++;
                         i < 8; i++, data >>= 1
                          if ((crc & 0x0001) ^ (data & 0x0001))
                             crc = (crc >> 1) ^ POLY;
                              crc >>= 1;
                   } while (--length);
                   // Uncomment to change from little to big Endian
                // crc = ((crc & 0xff) << 8) | ((crc & 0xff00) >> 8);
                   return (unsigned short)(crc);
                }
 994
 995
                        Figure 43 16-bit CRC Software Implementation Example
 996
       The data and checksum are transmitted least significant byte first. Each bit within a byte is transmitted least
 997
       significant bit first.
 998
999
       Data:
1000
       FF 00 00 02 B9 DC F3 72 BB D4 B8 5A C8 75 C2 7C 81 F8 05 DF FF 00 00 01
1001
       Checksum LS byte and MS byte:
1002
       F0 00
1003
1004
       Data:
       FF 00 00 00 1E F0 1E C7 4F 82 78 C5 82 E0 8C 70 D2 3C 78 E9 FF 00 00 01
1005
1006
       Checksum LS byte and MS byte:
1007
1008
       9.7
              Packet Spacing
1009
       Between Low Level Protocol packets there must always be a transition into and out of the Low Power State
1010
       (LPS). Figure 44 illustrates the packet spacing with the LPS.
       The packet spacing does not have to be a multiple of 8-bit data words as the receiver will resynchronize to
1011
1012
       the correct byte boundary during the SoT sequence prior to the Packet Header of the next packet.
```

SHORT / LONG PACKET SPACING:

Variable - always a LPS between packets



ET - End of Transmission 1013

PF - Packet Footer

SP - Short Packet

1014 Figure 44 Packet Spacing

9.8 **Synchronization Short Packet Data Type Codes**

Short Packet Data Types shall be transmitted using only the Short Packet format. See section 9.1.2 for a format description.

Table 6 Synchronization Short Packet Data Type Codes

Data Type	Description
0x00	Frame Start Code
0x01	Frame End Code
0x02	Line Start Code (Optional)
0x03	Line End Code (Optional)
0x04 to 0x07	Reserved

9.8.1 **Frame Synchronization Packets**

- 1020 Each image frame shall begin with a Frame Start (FS) Packet containing the Frame Start Code. The FS Packet shall be followed by one or more long packets containing image data and zero or more short packets 1021 1022 containing synchronization codes. Each image frame shall end with a Frame End (FE) Packet containing
- 1023 the Frame End Code. See Table 6 for a description of the synchronization code data types.
- 1024 For FS and FE synchronization packets the Short Packet Data Field shall contain a 16-bit frame number.
- 1025 This frame number shall be the same for the FS and FE synchronization packets corresponding to a given
- 1026 frame.

1015

1016

1017

1018

- 1027 The 16-bit frame number, when used, shall be non-zero to distinguish it from the use-case where frame 1028 number is inoperative and remains set to zero.
- 1029 The behavior of the 16-bit frame number shall be as one of the following

- Frame number is always zero frame number is inoperative.
- Frame number increments by 1 for every FS packet with the same Virtual Channel and is periodically reset to one e.g. 1, 2, 1, 2, 1, 2 or 1, 2, 3, 4, 1, 2, 3, 4
- The frame number must be a non-zero value.

9.8.2 Line Synchronization Packets

Line synchronization packets are optional.

1034

1043

1044

1045 1046

1047

1048

1049 1050

1051

1052

1054

1055

1056

1057

- 1036 For Line Start (LS) and Line End (LE) synchronization packets the Short Packet Data Field shall contain a
- 1037 16-bit line number. This line number shall be the same for the LS and LE packets corresponding to a given
- line. Line numbers are logical line numbers and are not necessarily equal to the physical line numbers
- The 16-bit line number, when used, shall be non-zero to distinguish it from the case where line number is inoperative and remains set to zero.
- The behavior of the 16-bit line number shall be as one of the following:
- Line number is always zero line number is inoperative.
 - Line number increments by one for every LS packet within the same Virtual Channel and the same Data Type. The line number is periodically reset to one for the first LS packet after a FS packet. The intended usage is for progressive scan (non- interlaced) video data streams. The line number must be a non-zero value.
 - Line number increments by the same arbitrary step value greater than one for every LS packet within the same Virtual Channel and the same Data Type. The line number is periodically reset to a non-zero arbitrary start value for the first LS packet after a FS packet. The arbitrary start value may be different between successive frames. The intended usage is for interlaced video data streams.

9.9 Generic Short Packet Data Type Codes

Table 7 lists the Generic Short Packet Data Types.

Table 7 Generic Short Packet Data Type Codes

Data Type	Description
0x08	Generic Short Packet Code 1
0x09	Generic Short Packet Code 2
0x0A	Generic Short Packet Code 3
0x0B	Generic Short Packet Code 4
0x0C	Generic Short Packet Code 5
0x0D	Generic Short Packet Code 6
0x0E	Generic Short Packet Code 7
0x0F	Generic Short Packet Code 8

The intention of the Generic Short Packet Data Types is to provide a mechanism for including timing information for the opening/closing of shutters, triggering of flashes, etc within the data stream. The intent of the 16-bit User defined data field in the generic short packets is to pass a data type value and a 16-bit

data value from the transmitter to application layer in the receiver. The CSI-2 receiver shall pass the data type value and the associated 16-bit data value to the application layer.

9.10 Packet Spacing Examples

1060

1064

1065


1066

1067 1068 1069

Packets are separated by an EoT, LPS, SoT sequence as defined in [MIPI01].

Figure 45 and Figure 46 contain examples of data frames composed of multiple packets and a single packet, respectively.

Note that the VVALID, HVALID and DVALID signals in the figures in this section are only concepts to help illustrate the behavior of the frame start/end and line start/end packets. The VVALID, HVALID and DVALID signals do not form part of the specification.



KEY:

SoT – Start of Transmission PH – Packet Header

FS – Frame Start


LS – Line Start

EoT – End of Transmission LPS – Low Power State

PF – Packet Footer FE – Frame End

LE – Line End

Figure 45 Multiple Packet Example



KEY:

SoT – Start of Transmission PH – Packet Header

EoT – End of Transmission LPS – Low Power State PF – Packet Footer

FS – Frame Start


LS – Line Start

FF – Packet Foo
FE – Frame End
LE – Line End

Figure 46 Single Packet Example

10701071

Copyright © 2005-2009 MIPI Alliance, Inc. All rights reserved. MIPI Alliance Member Confidential.



1075

1076

1079

1080

1081

1082

1083

1084

1085

1086

1087

Figure 47 Line and Frame Blanking Definitions

The period between the Packet Footer of one long packet and the Packet Header of the next long packet is called the Line Blanking Period.

The period between the Frame End packet in frame N and the Frame Start packet in frame N+1 is called the Frame Blanking Period (Figure 47).

The Line Blanking Period is not fixed and may vary in length. The receiver should be able to cope with a near zero Line Blanking Period as defined in [MIPI01]. The transmitter defines the minimum time for the Frame Blanking Period. The Frame Blanking Period duration should be programmable in the transmitter.

Frame Start and Frame End packets shall be used.

Recommendations (informative) for frame start and end packet spacing:


- The Frame Start packet to first data packet spacing should be as close as possible to the minimum packet spacing
- The last data packet to Frame End packet spacing should be as close as possible to the minimum packet spacing

The intention is to ensure that the Frame Start and Frame End packets accurately denote the start and end of a frame of image data. A valid exception is when the positions of the Frame Start and Frame End packets are being used to convey pixel level accurate vertical synchronization timing information.

The positions of the Frame Start and Frame End packets can be varied within the Frame Blanking Period in order to provide pixel level accurate vertical synchronization timing information. See Figure 48.

Line Start and Line End packets shall be used for pixel level accurate horizontal synchronization timing information.

The positions of the Line Start and Line End packets, if present, can be varied within the Line Blanking Period in order to provide pixel accurate horizontal synchronization timing information. See Figure 49.




 $\begin{array}{c} 1097 \\ 1098 \end{array}$

1099

1095

1096

Figure 48 Vertical Sync Example



 $\begin{array}{c} 1100 \\ 1101 \end{array}$

1102

1103

1104

1105

1106

1107

1108

1109

Figure 49 Horizontal Sync Example

9.11 Packet Data Payload Size Rules


For YUV, RGB or RAW data types, one long packet shall contain one line of image data. Each long packet of the same Data Type shall have equal length when packets are within the same Virtual Channel and when packets are within the same frame. An exception to this rule is the YUV420 data type which is defined in section 11.2.2.

For User Defined Byte-based Data Types, long packets can have arbitrary length. The spacing between packets can also vary.

- 1110 The total size of data within a long packet for all data types shall be a multiple of eight bits. However, it is also possible that a data type's payload data transmission format, as defined elsewhere in this specification, 1111 1112 imposes additional constraints on payload size. In order to meet these constraints it may sometimes be
- necessary to add some number of "padding" pixels to the end of a payload e.g., when a packet with the 1113
- RAW10 data type contains an image line whose length is not a multiple of four pixels as required by the 1114
- 1115 RAW10 transmission format as described in Section 11.4.4. The values of such padding pixels are not
- 1116 specified.

9.12 **Frame Format Examples**


- 1118 This in an informative section.
- 1119 This section contains three examples to illustrate how the CSI-2 features can be used.
- 1120 General Frame Format Example, Figure 50
- 1121 Digital Interlaced Video Example, Figure 51
- 1122 Digital Interlaced Video with accurate synchronization timing information, Figure 52



LS - Line Start LE-Line End

1123 1124

Figure 50 General Frame Format Example



KEY:

PH – Packet Header PF – Packet Footer FS – Frame Start FE – Frame End LS – Line Start LE – Line End

1125

Figure 51 Digital Interlaced Video Example




Figure 52 Digital Interlaced Video with Accurate Synchronization Timing Information

9.13 Data Interleaving

- The CSI-2 supports the interleaved transmission of different image data formats within the same video data stream.
- There are two methods to interleave the transmission of different image data formats:
- Data Type

11271128

1129

1136

- Virtual Channel Identifier
- The above methods of interleaved data transmission can be combined in any manner.

9.13.1 Data Type Interleaving

- 1137 The Data Type value uniquely defines the data format for that packet of data. The receiver uses the Data
- 1138 Type value in the packet header to de-multiplex data packets containing different data formats as illustrated
- in Figure 53. Note, in the figure the Virtual Channel Identifier is the same in each Packet Header.

1144

1145

11461147

1148

1149

11501151

1152

1154 1155

1156

1157

1158 1159

1160

- The packet payload data format shall agree with the Data Type code in the Packet Header as follows:
- For defined image data types any non-reserved codes in the range 0x18 to 0x3F only the single corresponding MIPI-defined packet payload data format shall be considered correct
 - Reserved image data types any reserved codes in the range 0x18 to 0x3F shall not be used. No packet payload data format shall be considered correct for reserved image data types
 - For generic long packet data types (codes 0x10 thru 0x17) and user-defined, byte-based (codes 0x30 0x37), any packet payload data format shall be considered correct
 - Generic long packet data types (codes 0x10 thru 0x17) and user-defined, byte-based (codes 0x30 0x37), should not be used with packet payloads that meet any MIPI image data format definition
 - Synchronization short packet data types (codes 0x00 thru 0x07) shall consist of only the header and shall not include payload data bytes
 - Generic short packet data types (codes 0x08 thru 0x0F) shall consist of only the header and shall not include payload data bytes
- Data formats are defined further in section 11.





Figure 53 Interleaved Data Transmission using Data Type Value

All of the packets within the same virtual channel, independent of the Data Type value, share the same frame start/end and line start/end synchronization information. By definition, all of the packets, independent of data type, between a Frame Start and a Frame End packet within the same virtual channel belong to the same frame.

Packets of different data types may be interleaved at either the packet level as illustrated in Figure 54 or the frame level as illustrated in Figure 55. Data formats are defined in section 11.



KEY:

LPS – Low Power State

ED – Packet Header containing Embedded Data type code

FS – Frame Start


D1 – Packet Header containing Data Type 1 Image Data Code

FE – Frame End

D2 - Packet Header containing Data Type 2 Image Data Code

PF – Packet Footer

Figure 54 Packet Level Interleaved Data Transmission



KEY:

11651166

1167

1168 1169 LPS – Low Power State ED – Packet Header containing Embedded Data type code FS – Frame Start D1 – Packet Header containing Data Type 1 Image Data Code D2 – Packet Header containing Data Type 2 Image Data Code

PF - Packet Footer

Figure 55 Frame Level Interleaved Data Transmission

9.13.2 Virtual Channel Identifier Interleaving

The Virtual Channel Identifier allows different data types within a single data stream to be logically separated from each other. Figure 56 illustrates data interleaving using the Virtual Channel Identifier.

- Each virtual channel has its own Frame Start and Frame End packet. Therefore, it is possible for different virtual channels to have different frame rates, though the data rate for both channels would remain the same.
- In addition, Data Type value Interleaving can be used for each virtual channel thereby allowing different data types within a virtual channel and thus a second level of data interleaving.
- Therefore, receivers should be able to de-multiplex different data packets based on the combination of the Virtual Channel Identifier and the Data Type value. For example, data packets containing the same Data Type value but transmitted on different virtual channels are considered to belong to different frames (streams) of image data.




Figure 56 Interleaved Data Transmission using Virtual Channels

1181 10 Color Spaces

- The color space definitions in this section are simply references to other standards. The references are
- included only for informative purposes and not for compliance. The color space used is not limited to the
- 1184 references given.

1185

10.1 RGB Color Space Definition

- In this specification, the abbreviation RGB means the nonlinear sR'G'B' color space in 8-bit representation
- based on the definition of sRGB in IEC 61966.
- The 8-bit representation results as RGB888. The conversion to the more commonly used RGB565 format is
- achieved by scaling the 8-bit values to five bits (blue and red) and six bits (green). The scaling can be done
- either by simply dropping the LSBs or rounding.

1191 10.2 YUV Color Space Definition

- In this specification, the abbreviation YUV refers to the 8-bit gamma corrected Y'CBCR color space
- defined in ITU-R BT601.4.

Data Formats 11

- 1195 The intent of this section is to provide a definitive reference for data formats typically used in CSI-2 1196 applications. Table 8 summarizes the formats, followed by individual definitions for each format. Generic 1197 data types not shown in the table are described in section 11.1. For simplicity, all examples are single Lane
- 1198 configurations.

1194

1204

- 1199 The formats most widely used in CSI-2 applications are distinguished by a "primary" designation in Table 1200 8. Transmitter implementations of CSI-2 should support at least one of these primary formats. Receiver implementations of CSI-2 should support all of the primary formats. 1201
- 1202 The packet payload data format shall agree with the Data Type value in the Packet Header. See Section 9.4 1203 for a description of the Data Type values.

Table 8 Primary and Secondary Data Formats Definitions

Data Format	Primary	Secondary
YUV420 8-bit (legacy)		S
YUV420 8-bit		S
YUV420 10-bit		S
YUV420 8-bit (CSPS)		S
YUV420 10-bit (CSPS)		S
YUV422 8-bit	P	
YUV422 10-bit		S
RGB888	P	
RGB666		S
RGB565	P	
RGB555		S
RGB444		S
RAW6		S
RAW7		S
RAW8	P	
RAW10	P	
RAW12		S
RAW14		S
Generic 8-bit Long Packet Data Types	P	
User Defined Byte-based Data (Note 1)	P	

1205 Notes:

1206 Compressed image data should use the user defined, byte-based data type codes 1207 For clarity the Start of Transmission and End of Transmission sequences in the figures in this section have been omitted.

11.1 Generic 8-bit Long Packet Data Types

Table 9 defines the generic 8-bit Long packet data types.

Table 9 Generic 8-bit Long Packet Data Types

Data Type	Description
0x10	Null
0x11	Blanking Data
0x12	Embedded 8-bit non Image Data
0x13	Reserved
0x14	Reserved
0x15	Reserved
0x16	Reserved
0x17	Reserved

11.1.1 Null and Blanking Data

- For both the null and blanking data types the receiver must ignore the content of the packet payload data.
- A blanking packet differs from a null packet in terms of its significance within a video data stream. A null
- packet has no meaning whereas the blanking packet may be used, for example, as the blanking lines
- between frames in an ITU-R BT.656 style video stream.

11.1.2 Embedded Information

- 1218 It is possible to embed extra lines containing additional information to the beginning and to the end of each
- 1219 picture frame as presented in the Figure 57. If embedded information exists, then the lines containing the
- embedded data must use the embedded data code in the data identifier.
- There may be zero or more lines of embedded data at the start of the frame. These lines are termed the
- frame header.
- There may be zero or more line of embedded data at the end of the frame. These lines are termed the frame
- 1224 footer.

1225

1209


1211

1212

1217

11.2 YUV Image Data

- Table 10 defines the data type codes for YUV data formats described in this section. The number of lines
- transmitted for the YUV420 data type shall be even.
- 1228 YUV420 data formats are divided into legacy and non-legacy data formats. The legacy YUV420 data
- 1229 format is for compatibility with existing systems. The non-legacy YUV420 data formats enable lower cost
- implementations.



Payload Data per packet must be a multiple of 8-bits

KEY:

LPS – Low Power State

ECC – Error Correction Code

FS – Frame Start

LS – Line Start

DI – Data Identifier

CS – Checksum

FE – Frame End

LE – Line End

WC – Word Count

ED – Embedded Data

ED – Embedded Data

ED – Embedded Data

12311232

1233

1234

Figure 57 Frame Structure with Embedded Data at the Beginning and End of the Frame Table 10 YUV Image Data Types

Data Type	Description
0x18	YUV420 8-bit
0x19	YUV420 10-bit
0x1A	Legacy YUV420 8-bit
0x1B	Reserved
0x1C	YUV420 8-bit (Chroma Shifted Pixel Sampling)
0x1D	YUV420 10-bit (Chroma Shifted Pixel Sampling)
0x1E	YUV422 8-bit
0x1F	YUV422 10-bit

11.2.1 Legacy YUV420 8-bit


- Legacy YUV420 8-bit data transmission is performed by transmitting UYY... / VYY... sequences in odd / even lines. U component is transferred in odd lines (1,3,5...) and V component is transferred in even lines
- 1237 (2,4,6...). This sequence is illustrated in Figure 58.
- Table 11 specifies the packet size constraints for YUV420 8-bit packets. Each packet must be a multiple of
- the values in the table.

1243 1244


Table 11 Legacy YUV420 8-bit Packet Data Size Constraints

Pixels	Bytes	Bits
2	3	24

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 59.



1245 Figure 58 Legacy YUV420 8-bit Transmission



1246 1247

1248

1250

Figure 59 Legacy YUV420 8-bit Pixel to Byte Packing Bitwise Illustration

1249 There is one spatial sampling option

• H.261, H.263 and MPEG1 Spatial Sampling (Figure 60).





Figure 60 Legacy YUV420 Spatial Sampling for H.261, H.263 and MPEG 1



12531254

1255

1256

1257 1258

1259

1260

Figure 61 Legacy YUV420 8-bit Frame Format

11.2.2 YUV420 8-bit

- YUV420 8-bit data transmission is performed by transmitting YYYY... / UYVYUYVY... sequences in odd / even lines. Only the luminance component (Y) is transferred for odd lines (1, 3, 5...) and both luminance (Y) and chrominance (U and V) components are transferred for even lines (2, 4, 6...). The format for the even lines (UYVY) is identical to the YUV422 8-bit data format. The data transmission sequence is illustrated in Figure 62.
- The payload data size, in bytes, for even lines (UYVY) is double the payload data size for odd lines (Y).

 This is exception to the general CSI-2 rule that each line shall have an equal length.
- Table 12 specifies the packet size constraints for YUV420 8-bit packets. Each packet must be a multiple of the values in the table.

Table 12 YUV420 8-bit Packet Data Size Constraints

Odd Lines (1, 3, 5) Luminance Only, Y			Even Lines (2, 4, 6) Luminance and Chrominance, UYVY			
Pixels	Bytes	Bits	Pixels	Bits		
2	2	16	2	4	32	

1266 Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated 1267 in Figure 63.





Figure 62 YUV420 8-bit Data Transmission Sequence



Byte Values Transmitted LS Bit First

8-bits

8-bits

1271 1272

1273

1275

Figure 63 YUV420 8-bit Pixel to Byte Packing Bitwise Illustration


1274 There are two spatial sampling options

- H.261, H.263 and MPEG1 Spatial Sampling (Figure 64).
- 1276 Chroma Shifted Pixel Sampling (CSPS) for MPEG2, MPEG4 (Figure 65).
- 1277 Figure 66 shows the YUV420 frame format.

8-bits

1279

12801281






Figure 65 YUV420 Spatial Sampling for MPEG 2 and MPEG 4




Figure 66 YUV420 8-bit Frame Format

11.2.3 YUV420 10-bit

12821283

1284

1292

1293

1294

YUV420 10-bit data transmission is performed by transmitting YYYY... / UYVYUYVY... sequences in odd / even lines. Only the luminance component (Y) is transferred in odd lines (1, 3, 5...) and both luminance (Y) and chrominance (U and V) components transferred in even lines (2, 4, 6...). The format for the even lines (UYVY) is identical to the YUV422 –10-bit data format. The sequence is illustrated in Figure 67.


The payload data size, in bytes, for even lines (UYVY) is double the payload data size for odd lines (Y).
This is exception to the general CSI-2 rule that each line shall have an equal length.

Table 13 specifies the packet size constraints for YUV420 10-bit packets. The length of each packet must be a multiple of the values in the table.

Table 13 YUV420 10-bit Packet Data Size Constraints


Odd Lines (1, 3, 5) Luminance Only, Y			Even Lines (2, 4, 6) Luminance and Chrominance, UYVY			
Pixels	Bytes	Bits	Pixels	Bits		
4	5	40	4	10	80	

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 68.



1299

Figure 67 YUV420 10-bit Transmission




13001301

1302

Figure 68 YUV420 10-bit Pixel to Byte Packing Bitwise Illustration

The pixel spatial sampling options are the same as for the YUV420 8-bit data format.



13041305

Figure 69 YUV420 10-bit Frame Format

11.2.4 YUV422 8-bit

1306

1309

1310

1311

1314 1315

1317 1318 1319

YUV422 8-bit data transmission is performed by transmitting a UYVY sequence. This sequence is illustrated in Figure 70.

Table 14 specifies the packet size constraints for YUV422 8-bit packet. The length of each packet must be a multiple of the values in the table.

Table 14 YUV422 8-bit Packet Data Size Constraints

Pixels	Bytes	Bits
2	4	32

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 71.

Line Start: [Packet Header	U1[7:0]	Y1[7:0]	V1[7:0]	Y2[7:0]	U3[7:0]	
Line End	Y63817-0	1 U639[7:01	Y639I7:01	V639[7:01	Y640[7:0]	l Packe	t Footer

1316 Figure 70 YUV422 8-bit Transmission




Figure 71 YUV422 8-bit Pixel to Byte Packing Bitwise Illustration




Figure 72 YUV422 Co-sited Spatial Sampling

The pixel spatial alignment is the same as in CCIR-656 standard. The frame format for YUV422 is presented in Figure 73.

FS		U	Υ	V	Υ	U	 Υ	U	Υ	V	Υ		
		U	Υ	V	Υ	U	 Υ	U	Υ	V	Υ		
		>	Υ	V	Υ	5	 Υ	U	Υ	V	Υ		
	РН	5	Υ	V	Υ	5	 Υ	U	Υ	V	Υ	出	
	er,	5	Υ	V	Υ	5	 Υ	U	Υ	V	Υ	er,	
	Header,	>	Υ	V	Υ	5	 Υ	U	Υ	V	Υ	oote	
	t He	>	Υ	V	Υ	כ	 Υ	U	Υ	V	Υ	ш	
	Packet	5	Υ	V	Υ	5	 Υ	U	Υ	V	Υ	Packet	
	Рас	5	Υ	V	Υ	5	 Υ	U	Υ	V	Υ	Ра	
		J	Υ	V	Υ	U	 Υ	U	Υ	V	Υ		
		U	Υ	V	Υ	U	 Υ	U	Υ	V	Υ		
		U	Υ	V	Υ	U	 Υ	U	Υ	V	Υ	1	FE

13241325

1326

1327

1328

1329

1330

1331

Figure 73 YUV422 8-bit Frame Format

11.2.5 YUV422 10-bit

YUV422 10-bit data transmission is performed by transmitting a UYVY sequence. This sequence is illustrated in Figure 74.

Table 15 specifies the packet size constraints for YUV422 10-bit packet. The length of each packet must be a multiple of the values in the table.

Table 15 YUV422 10-bit Packet Data Size Constraints

Pixels	Bytes	Bits
2	5	40

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 75.

1335

1338

1339

1340

13411342

1343

1344




Figure 74 YUV422 10-bit Transmitted Bytes




Figure 75 YUV422 10-bit Pixel to Byte Packing Bitwise Illustration

The pixel spatial alignment is the same as in the YUV422 8-bit data case. The frame format for YUV422 is presented in the Figure 76.




Figure 76 YUV422 10-bit Frame Format

11.3 RGB Image Data

Table 16 defines the data type codes for RGB data formats described in this section.

1346

1351

Table 16 RGB Image Data Types

Data Type	Description
0x20	RGB444
0x21	RGB555
0x22	RGB565
0x23	RGB666
0x24	RGB888
0x25	Reserved
0x26	Reserved
0x27	Reserved

11.3.1 RGB888


RGB888 data transmission is performed by transmitting a BGR byte sequence. This sequence is illustrated in Figure 77. The RGB888 frame format is illustrated in Figure 79.

Table 17 specifies the packet size constraints for RGB888 packets. The length of each packet must be a multiple of the values in the table.

Table 17 RGB888 Packet Data Size Constraints


Pixels	Bytes	Bits
1	3	24

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 78.



1354 1355 1356

Figure 77 RGB888 Transmission




B0 B1 B2 B3 B4 B5 B6 B7 G0 G1 G2 G3 G4 G5 G6 G7 **R0 R1 R2 R3 R4 R5 R6 R7**

Data

1357 1358

1359

Figure 78 RGB888 Transmission in CSI-2 Bus Bitwise Illustration



1361

1362

1365

1366

1367

1368

1369

1370

13711372

Figure 79 RGB888 Frame Format

11.3.2 RGB666

RGB666 data transmission is performed by transmitting B0..5 G0..5 R0..5 (18-bit) sequence. This sequence is illustrated in Figure 80. The frame format for RGB666 is presented in the Figure 82.

Table 18 specifies the packet size constraints for RGB666 packets. The length of each packet must be a multiple of the values in the table.


Table 18 RGB666 Packet Data Size Constraints

Pixels	Bytes	Bits
4	9	72

Bit order in transmission follows the general CSI-2 rule, LSB first. In RGB666 case the length of one data word is 18-bits, not eight bits. The word wise flip is done for 18-bit BGR words i.e. instead of flipping each byte (8-bits), each 18-bits pixel value is flipped. This is illustrated in Figure 81.


Line Start	Packet Header	BGR1[17:0]	BGR2[17:0]	BGR3[17:0]	
Line End	BGR638[17:0]	BGR639[17:0]	BGR640[17:0] Packet Foote	er

Figure 80 RGB666 Transmission with 18-bit BGR Words



13731374

Figure 81 RGB666 Transmission on CSI-2 Bus Bitwise Illustration



1377

1380 1381

1382

1383

1384

1385

Figure 82 RGB666 Frame Format

11.3.3 RGB565

RGB565 data transmission is performed by transmitting B0...B4, G0...G5, R0...R4 in a 16-bit sequence.
This sequence is illustrated in Figure 83. The frame format for RGB565 is presented in the Figure 85.

Table 19 specifies the packet size constraints for RGB565 packets. The length of each packet must be a multiple of the values in the table.

Table 19 RGB565 Packet Data Size Constraints

Pixels	Bytes	Bits
1	2	16

Bit order in transmission follows the general CSI-2 rule, LSB first. In RGB565 case the length of one data word is 16-bits, not eight bits. The word wise flip is done for 16-bit BGR words i.e. instead of flipping each byte (8-bits), each two bytes (16-bits) are flipped. This is illustrated in Figure 84.

Line Start	Packet Header	BGR1[15:0]	BGR2[15:0]	BGR3[15:0]
Line End	BGR638[15:0] BGR639[15:0	BGR640[15:0] Packet Footer

1386 1387 1388

Figure 83 RGB565 Transmission with 16-bit BGR Words




Figure 84 RGB565 Transmission on CSI-2 Bus Bitwise Illustration

		16-bit						
FS		BGR	BGR	BGR	 BGR	BGR		
		BGR	BGR	BGR	 BGR	BGR		
		BGR	BGR	BGR	 BGR	BGR		
	Ӹ	BGR	BGR	BGR	 BGR	BGR	出	
	er,	BGR	BGR	BGR	 BGR	BGR	ë,	
	Header,				 		ooter,	
					 		Ц.	
	ķ	BGR	BGR	BGR	 BGR	BGR	Packer	
	Packer	BGR	BGR	BGR	 BGR	BGR	Ра	
		BGR	BGR	BGR	 BGR	BGR		
		BGR	BGR	BGR	 BGR	BGR		
		BGR	BGR	BGR	 BGR	BGR		FE

Figure 85 RGB565 Frame Format

1393

1394

1395

1396

1397

1398

1399 1400

13891390

11.3.4 RGB555

RGB555 data can be transmitted over a CSI-2 bus with some special arrangements. The RGB555 data should be made to look like RGB565 data. This can be accomplished by inserting padding bits to the LSBs of the green color component as illustrated in Figure 86.

Both the frame format and the package size constraints are the same as the RGB565 case.

Bit order in transmission follows the general CSI-2 rule, LSB first. In RGB555 case the length of one data word is 16-bits, not eight bits. The word wise flip is done for 16-bit BGR words i.e. instead of flipping each byte (8-bits), each two bytes (16-bits) are flipped. This is illustrated in Figure 86.




Figure 86 RGB555 Transmission on CSI-2 Bus Bitwise Illustration

14011402

Copyright © 2005-2009 MIPI Alliance, Inc. All rights reserved. MIPI Alliance Member Confidential.

11.3.5 RGB444

1403

14111412

1413

1415

1416

1420

1421

RGB444 data can be transmitted over a CSI-2 bus with some special arrangements. The RGB444 data should be made to look like RGB565 data. This can be accomplished by inserting padding bits to the LSBs of each color component as illustrated in Figure 87.

Both the frame format and the package size constraints are the same as the RGB565 case.

Bit order in transmission follows the general CSI-2 rule, LSB first. In RGB444 case the length of one data word is 16-bits, not eight bits. The word-wise flip is done for 16-bit BGR words i.e. instead of flipping each byte (8-bits), each two bytes (16-bits) are flipped. This is illustrated in Figure 87.






Figure 87 RGB444 Transmission on CSI-2 Bus Bitwise Illustration

11.4 RAW Image Data

1414 The RAW 6/7/8/10/12/14 modes are used for transmitting Raw image data from the image sensor.

The intent is that Raw image data is unprocessed image data for example Raw Bayer data or complementary color data, but RAW image data is not limited to these data types.

It is possible to transmit e.g. light shielded pixels in addition to effective pixels. This leads to a situation where the line length is longer than sum of effective pixels per line. The line length, if not specified otherwise, has to be a multiple of word (32 bits).

Table 20 defines the data type codes for RAW data formats described in this section.

Table 20 RAW Image Data Types

Data Type	Description
0x28	RAW6
0x29	RAW7
0x2A	RAW8
0x2B	RAW10
0x2C	RAW12
0x2D	RAW14
0x2E	Reserved
0x2F	Reserved

11.4.1 RAW6

1422

1425

1427

14291430

14311432

14331434

1436

1437

The 6-bit Raw data transmission is performed by transmitting the pixel data over CSI-2 bus. Each line is separated by line start / end synchronization codes. This sequence is illustrated in Figure 88 (VGA case).

Table 21 specifies the packet size constraints for RAW6 packets. The length of each packet must be a

multiple of the values in the table.

Table 21 RAW6 Packet Data Size Constraints

Pixels	Bytes	Bits
4	3	24

Each 6-bit pixel is sent LSB first. This is an exception to general CSI-2 rule byte wise LSB first.

Line Start	Packet Header	P1[5:0]	P2[5:0]	P3[5:0]	P4[5:0]	P5[5:0]	P6[5:0]	P7[5:0]	
Line End	P634[5:0	P635[5:0]	P636[5:0]	P637[5:0]	P638[5:0]	P639[5:0]	P640[5:0]	Packet Footer	

Figure 88 RAW6 Transmission





Figure 89 RAW6 Data Transmission on CSI-2 Bus Bitwise Illustration



6-bit Pixel Value

Figure 90 RAW6 Frame Format

1435 **11.4.2 RAW7**

The 7-bit Raw data transmission is performed by transmitting the pixel data over CSI-2 bus. Each line is separated by line start / end synchronization codes. This sequence is illustrated in Figure 91 (VGA case).

Table 22 specifies the packet size constraints for RAW7 packets. The length of each packet must be a multiple of the values in the table.


Table 22 RAW7 Packet Data Size Constraints

Pixels	Bytes	Bits
8	7	56

1441 Each 7-bit pixel is sent LSB first. This is an exception to general CSI-2 rule byte-wise LSB first.

Line Start	Packet Header	P1[6:0]	P2[6:0]	P3[6:0]	P4[6:0]	P5[6:0]	P6[6:0]	P7[6:0]	
Line End	P634[6:0	P635[6:0]	P636[6:0]	P637[6:0	P638[6:0] <i>P639[6:</i> 0	7 P640[6:0)] Packet	

Figure 91 RAW7 Transmission



7-bit Pixel Values Transmitted LS Bit First

1444 1445 1446


1442 1443

1438

1439

1440

Figure 92 RAW7 Data Transmission on CSI-2 Bus Bitwise Illustration



1447 1448

1450

1451

1452

Figure 93 RAW7 Frame Format


1449 11.4.3 RAW8

> The 8-bit Raw data transmission is performed by transmitting the pixel data over a CSI-2 bus. Table 23 specifies the packet size constraints for RAW8 packets. The length of each packet must be a multiple of the values in the table.

Table 23 RAW8 Packet Data Size Constraints

Pixels	Bytes	Bits
1	1	8

- 1454 This sequence is illustrated in Figure 94 (VGA case).
- Bit order in transmission follows the general CSI-2 rule, LSB first.



1457

1456

14581459

Figure 94 RAW8 Transmission




Figure 95 RAW8 Data Transmission on CSI-2 Bus Bitwise Illustration

FS		P1	P2	P3	P4	P5	 P637	P638	P639	P640		1
	1	P1	P2	P3	P4	P5	 P637	P638	P639	P640		
		P1	P2	P3	P4	P5	 P637	P638	P639	P640		
	H	P1	P2	P3	P4	P5	 P637	P638	P639	P640	PF	
	er,	P1	P2	P3	P4	P5	 P637	P638	P639	P640		
	Header,	P1	P2	P3	P4	P5	 P637	P638	P639	P640	ooter	
		P1	P2	P3	P4	P5	 P637	P638	P639	P640	ΙĹ	
	Packer	P1	P2	P3	P4	P5	 P637	P638	P639	P640	Packei	
	Рас	P1	P2	P3	P4	P5	 P637	P638	P639	P640	Ра	
		P1	P2	P3	P4	P5	 P637	P638	P639	P640		
		P1	P2	P3	P4	P5	 P637	P638	P639	P640		L
		P1	P2	P3	P4	P5	 P637	P638	P639	P640		FE

1460 1461

1462

1463

1464

14651466

Figure 96 RAW8 Frame Format

11.4.4 RAW10

The transmission of 10-bit Raw data is accomplished by packing the 10-bit pixel data to look like 8-bit data format. Table 24 specifies the packet size constraints for RAW10 packets. The length of each packet must be a multiple of the values in the table.

Table 24 RAW10 Packet Data Size Constraints

Pixels	Bytes	Bits
4	5	40

- 1467 This sequence is illustrated in Figure 97 (VGA case).
- Bit order in transmission follows the general CSI-2 rule, LSB first.





Figure 97 RAW10 Transmission



1472 1473

1474

Figure 98 RAW10 Data Transmission on CSI-2 Bus Bitwise Illustration

FS		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs		Ì
		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs		
	표	P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs		
		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs	씸	
	er,	P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs	er,	
	Packer Header	P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs	ooter	
		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs	ш	
		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs	acke	
	Рас	P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs	Ра	
		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs		
		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs		
		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs		FE

1475 1476

Figure 99 RAW10 Frame Format

1477 **11.4.5 RAW12**

The transmission of 12-bit Raw data is also accomplished by packing the 12-bit pixel data to look like 8-bit data format. Table 25 specifies the packet size constraints for RAW12 packets. The length of each packet must be a multiple of the values in the table.

14801481

1478

1479

Table 25 RAW12 Packet Data Size Constraints

Pixels	Bytes	Bits		
2	3	24		

1482 This sequence is illustrated in Figure 100 (VGA case).

Bit order in transmission follows the general CSI-2 rule, LSB first.

1485

14861487

14881489

1490

1491

1492

1493

1494

1496

1497 1498




Figure 100 RAW12 Transmission




Figure 101 RAW12 Transmission on CSI-2 Bus Bitwise Illustration




Figure 102 RAW12 Frame Format

11.4.6 RAW14


The transmission of 14-bit Raw data is accomplished by packing the 14-bit pixel data in 8-bit slices. For every four pixels, seven bytes of data is generated. Table 26 specifies the packet size constraints for RAW14 packets. The length of each packet must be a multiple of the values in the table.

Table 26 RAW14 Packet Data Size Constraints

Pixels	Bytes	Bits
4	7	56


The sequence is illustrated in Figure 103 (VGA case).

The LS bits for P1, P2, P3 and P4 are distributed in three bytes as shown in Figure 104. The same is true for the LS bits for P637, P638, P639 and P640. The bit order during transmission follows the general CSI-2 rule, i.e. LSB first.



1501


Figure 103 RAW14 Transmission



1502 1503

1504

Figure 104 RAW14 Transmission on CSI-2 Bus Bitwise Illustration



1505 1506

1507

1508 1509

1510

1511

Figure 105 RAW14 Frame Format

11.5 User Defined Data Formats

The User Defined Data Type values shall be used to transmit arbitrary data, such as JPEG and MPEG4 data, over the CSI-2 bus. Data shall be packed so that the data length is divisible by eight bits. If data padding is required, the padding shall be added before data is presented to the CSI-2 protocol interface.

Bit order in transmission follows the general CSI-2 rule, LSB first.





Figure 106 User Defined 8-bit Data (128 Byte Packet)



15151516

1517

1519

1520


1521

Figure 107 User Defined 8-bit Data Transmission on CSI-2 Bus Bitwise Illustration

The packet data size in bits shall be divisible by eight, i.e. a whole number of bytes shall be transmitted.

1518 For User Defined data:

- The frame is transmitted as a sequence of arbitrary sized packets.
- The packet size may vary from packet to packet.
 - The packet spacing may vary between packets.



1522 1523

1524

1525

1526

Figure 108 Transmission of User Defined 8-bit Data

Eight different User Defined data type codes are available as shown in Table 27.

Table 27 User Defined 8-bit Data Types

Data Type	Description		
0x30	User Defined 8-bit Data Type 1		
0x31	User Defined 8-bit Data Type 2		

DRAFT MIPI Alliance Specification for CSI-2

Data Type	Description
0x32	User Defined 8-bit Data Type 3
0x33	User Defined 8-bit Data Type 4
0x34	User Defined 8-bit Data Type 5
0x35	User Defined 8-bit Data Type 6
0x36	User Defined 8-bit Data Type 7
0x37	User Defined 8-bit Data Type 8

12 Recommended Memory Storage

- 1529 This section is informative.
- 1530 The CSI-2 data protocol requires certain behavior from the receiver connected to the CSI transmitter. The
- 1531 following sections describe how different data formats should be stored inside the receiver. While
- 1532 informative, this section is provided to ease application software development by suggesting a common
- data storage format among different receivers.

12.1 General/Arbitrary Data Reception

- 1535 In the generic case and for arbitrary data the first byte of payload data transmitted maps the LS byte of the
- 1536 32-bit memory word and the fourth byte of payload data transmitted maps to the MS byte of the 32-bit
- memory word.

1528


1534

1539 1540 1541

1542

1538 The below is the generic CSI-2 byte to 32-bit memory word mapping rule.

Data on CSI-2 bus



Buffer	Data in receiver's buffer									
Addr	MSB Byte4[7:0]	Byte3[7:0]	Byte2[7:0]	Byte1[7:0] LS						
00h	d7 d6 d5 d4 d3 d2 d1 d0	0 c7 c6 c5 c4 c3 c2 c1 c0 b	7 b6 b5 b4 b3 b2 b1 b0 a	7 a6 a5 a4 a3 a2 a1 a0						
	Byte8[7:0]	Byte7[7:0]	Byte6[7:0]	Byte5[7:0]						
01h	h7 h6 h5 h4 h3 h2 h1 h0	0 g7 g6 g5 g4 g3 g2 g1 g0 f	7 f6 f5 f4 f3 f2 f1 f0 e	7 e6 e5 e4 e3 e2 e1 e0						
	Byte12[7:0]	Byte11[7:0]	Byte10[7:0]	Byte9[7:0]						
02h	17 16 15 14 13 12 11 10) k7 k6 k5 k4 k3 k2 k1 k0 j	7 j6 j5 j4 j3 j2 j1 j0 <mark>i</mark>	7 i6 i5 i4 i3 i2 i1 i0						

32-bit standard memory width

Figure 109 General/Arbitrary Data Reception

12.2 RGB888 Data Reception

The RGB888 data format byte to 32-bit memory word mapping follows the generic CSI-2 rule.

B6[5:0]

02h

15471548

R5[5:0]




Figure 111 RGB666 Data Format Reception

G5[5:0]

p5 p4 p3 p2 p1 p0 o5 o4 o3 o2 o1 o0 n5 n4 n3 n2 n1 n0 m5 m4 m3 m2 m1 m0 15 14 13 12 11 10 k5 k4

32-bit standard memory width


B5[5:0]

R4[5:0]

G4

1549 12.4 RGB565 Data Reception

Data on CSI-2 bus



14 | 13 | 12 | 11 | 10 | k5 | k4 | k3 | k2 | k1 | k0 | j4 | j3 | j2 | j1 | j0 | i4 | i3 | i2 | i1 | i0 | h5 | h4 | h3 | h2 | h1 | h0 | g4 | g3 | g2 | g1 | g0

1550 32-bit standard memory width

1551 Figure 112 RGB565 Data Format Reception


1552 **12.5 RGB555 Data Reception**

01h

15531554

1555

Data on CSI-2 bus



201101	Data in receiver 5 burier								
Addr	MSB R2[4:0]	G2[4:0]	B2[4:0]	R1[4:0]	G1[4:0]	B1[4:0] LSB			
00h	f4 f3 f2 f1 f0 e	4 e3 e2 e1 e0 0	d4 d3 d2 d1 d0 d	:4 c3 c2 c1 c0	b4 b3 b2 b1 b0 0	a4 a3 a2 a1 a0			
	R4[4:0]	G4[4:0]	B4[4:0]	R3[4:0]	G3[4:0]	B3[4:0]			
01h	14 13 12 11 10 k	4 k3 k2 k1 k0 0	j4 j3 j2 j1 j0 <i>i</i>	i4 i3 i2 i1 i0	h4 h3 h2 h1 h0 0	g4 g3 g2 g1 g0			

32-bit standard memory width

Figure 113 RGB555 Data Format Reception

12.6 RGB444 Data Reception

The RGB444 data format byte to 32-bit memory word mapping has a special transform as shown in Figure 1557 114.




Figure 114 RGB444 Data Format Reception

12.7 YUV422 8-bit Data Reception

15581559

1560

1561

1562

1563

1564

1565

15661567

1568

1569

The YUV422 8-bit data format the byte to 32-bit memory word mapping does not follow the generic CSI-2 rule.

For YUV422 8-bit data format the first byte of payload data transmitted maps the MS byte of the 32-bit memory word and the fourth byte of payload data transmitted maps to the LS byte of the 32-bit memory word.




Figure 115 YUV422 8-bit Data Format Reception

12.8 YUV422 10-bit Data Reception

The YUV422 10-bit data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.

1572

Data on CSI-2 bus U1[9:2] Y1[9:2] V1[9:2] Y2[9:2] Data a2 a3 a4 a5 a6 a7 a8 a9 b2 b3 b4 b5 b6 b7 b8 b9 c2 c3 c4 c5 c6 c7 c8 c9 d2 d3 d4 d5 d6 d7 d8 d9 **U1[1:0]** Y1[1:0] **V1[1:0]** Y2[1:0] U3[9:2] V3[9:2] Y3[9:2] → a0 a1 b0 b1 c0 c1 d0 d1 e2 e3 e4 e5 e6 e7 e8 e9 f2 f3 f4 f5 f6 f7 f8 f9 g2 g3 g4 g5 g6 g7 g8 g9 **U3[1:0]** Y3[1:0] **V3[1:0]** Y4[1:0] Y4[9:2] U5[9:2] Y5[9:2] h2 h3 h4 h5 h6 h7 h8 h9 **e0 e1 f0 f1 g0 g1** h0 h1 **i2 i3 i4 i5 i6 i7 i8 i9 j2 j3 j4 j5 j6 j7 j8 j9** Buffer Data in receiver's buffer Addr MSB Y2[9:2] V1[9:2] Y1[9:2] U1[9:2] **LSB** 00h d9 d8 d7 d6 d5 d4 d3 d2 c9 c8 c7 c6 c5 c4 c3 c2 b9 b8 b7 b6 b5 b4 b3 b2 a9 a8 a7 a6 a5 a4 a3 a2 U3[9:2] Y3[9:2] Y2[1:0] V1[1:0] Y1[1:0] U1[1:0] 01h g9 g8 g7 g6 g5 g4 g3 g2 f9 f8 f7 f6 f5 f4 f3 f2 e9 e8 e7 e6 e5 e4 e3 e2 d1 d0 c1 c0 b1 b0 a1 a0 Y4[9:2] Y5[9:2] U5[9:2] Y4[1:0] V3[1:0] Y3[1:0] U3[1:0] 02h i9 i8 i7 i6 i5 i4 i3 i2 h1 h0 g1 g0 f1 f0 e1 e0 h9 h8 h7 h6 h5 h4 h3 h2 j9 | j8 | j7 | j6 | j5 | j4 | j3 | j2 32-bit standard memory width Figure 116 YUV422 10-bit Data Format Reception

12.9 YUV420 8-bit (Legacy) Data Reception

- The YUV420 8-bit (legacy) data format the byte to 32-bit memory word mapping does not follow the generic CSI-2 rule.
- For YUV422 8-bit (legacy) data format the first byte of payload data transmitted maps the MS byte of the 32-bit memory word and the fourth byte of payload data transmitted maps to the LS byte of the 32-bit memory word.




Figure 117 YUV420 8-bit Legacy Data Format Reception


12.10 YUV420 8-bit Data Reception

15781579

1580

1581

The YUV420 8-bit data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.



12.11 YUV420 10-bit Data Reception

15821583

1584

1585

The YUV420 10-bit data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.




Figure 119 YUV420 10-bit Data Format Reception

1588 12.12 RAW6 Data Reception




Figure 120 RAW6 Data Format Reception

1591 **12.13 RAW7 Data Reception**

15891590

15921593

1594




Figure 121 RAW7 Data Format Reception

12.14 RAW8 Data Reception

The RAW8 data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.




Figure 122 RAW8 Data Format Reception

12.15 RAW10 Data Reception

15961597

1598

1600 1601

1602

1603

1599 The RAW10 data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.





Figure 123 RAW10 Data Format Reception

12.16 RAW12 Data Reception

The RAW12 data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.



32-bit standard memory width

Figure 124 RAW12 Data Format Reception

12.17 RAW14 Data Reception

1604 1605

1606

1607 1608




Figure 125 RAW 14 Data Format Reception


Annex A JPEG8 Data Format (informative)

A.1 Introduction

1609

1610

- This Annex contains an informative example of the transmission of compressed image data format using the arbitrary Data Type values.
- 1613 JPEG8 has two non-standard extensions:
- Status information (mandatory)
- Embedded Image information e.g. a thumbnail image (optional)
- Any non-standard or additional data inside the baseline JPEG data structure has to be removed from JPEG8 data before it is compliant with e.g. standard JPEG image viewers in e.g. a personal computer.
- The JPEG8 data flow is illustrated in the Figure 126 and Figure 127.



1620 Figure 126 JPEG8 Data Flow in the Encoder




Figure 127 JPEG8 Data Flow in the Decoder


1621

1619

1622

1623 A.2 JPEG Data Definition

- The JPEG data generated in camera module is baseline JPEG DCT format defined in ISO/IEC 10918-1, with following additional definitions or modifications:
- sRGB color space shall be used. The JPEG is generated from YcbCr format after sRGB to YcbCr conversion.
- The JPEG metadata has to be EXIF compatible, i.e. metadata within application segments has to be placed in beginning of file, in the order illustrated in Figure 128.
 - A status line is added in the end of JPEG data as defined in section A.3.
- If needed, an embedded image is interlaced in order which is free of choice as defined in section A.4.
 - Prior to storing into a file, the CSI-2 JPEG data is processed by the data separation process described in section A.1.



16351636

1637

1630

1633

1634

Figure 128 EXIF Compatible Baseline JPEG DCT Format

A.3 Image Status Information

- Information of at least the following items has to be stored in the end of the JPEG sequence as illustrated in Figure 129:
- Image exposure time
- Analog & digital gains used
- White balancing gains for each color component
- Camera version number
- Camera register settings
- Image resolution and possible thumbnail resolution

The camera register settings may include a subset of camera's registers. The essential information needed for JPEG8 image is the information needed for converting the image back to linear space. This is necessary e.g. for printing service. An example of register settings is following:

- Sample frequency
- Exposure
- Analog and digital gain
- 1652 Gamma
- Color gamut conversion matrix
- Contrast
- 1655 Brightness
- 1656 Pre-gain
- The status information content has to be defined in the product specification of each camera module containing the JPEG8 feature. The format and content is manufacturer specific.
- The image status data should be arranged so that each byte is split into two 4-bit nibbles and "1010" padding sequence is added to MSB, as presented in the Table 28. This ensures that no JPEG escape sequences (0xFF 0x00) are present in the status data.
- The SOSI and EOSI markers are defined in section A.5.

Table 28 Status Data Padding

Data Word	After Padding	
D7D6D5D4 D3D2D1D0	1010D7D6D5D4 1010D3D2D1D0	

Start of Image (SOI) JFIF / EXIF Data Quantization Table (DQT) Huffman Table (DHT) Frame Header (SOF) Scan Header
Quantization Table (DQT) Huffman Table (DHT) Frame Header (SOF)
Huffman Table (DHT) Frame Header (SOF)
Frame Header (SOF)
Scan Header
Compressed Data
End Of Image (EOI)
Start of Status Information (SOSI)
Image Status Information
End of Status Information (EOSI)

1664 1665

Figure 129 Status Information Field in the End of Baseline JPEG Frame

A.4 Embedded Images

- 1667 An image may be embedded inside the JPEG data, if needed. The embedded image feature is not
- 1668 compulsory for each camera module containing the JPEG8 feature. An example of embedded data is a 24-
- 1669 bit RGB thumbnail image.

1666

1683

- 1670 The philosophy of embedded / interleaved thumbnail additions is to minimize the needed frame memory.
- The EI (Embedded Image) data can be included in any part of the compressed image data segment and in as 1671
- 1672 many pieces as needed. See Figure 130.
- 1673 Embedded Image data is separated from compressed data by SOEI (Start Of Embedded Image) and EOEI
- (End Of Embedded Image) non-standard markers, which are defined in section A.5. The amount of fields 1674
- separated by SOEI and EOEI is not limited. 1675
- 1676 The pixel to byte packing for image data within an EI data field should be as specified for the equivalent
- CSI-2 data format. However there is an additional restriction; the embedded image data must not generate 1677
- any false JPEG marker sequences (0xFFXX). 1678
- 1679 The suggested method of preventing false JPEG marker codes from occurring within the embedded image 1680 data it to limit the data range for the pixel values. For example
- 1681 For RGB888 data the suggested way to solve the false synchronization code issue is to constrain 1682 the numerical range of R, G and B values from 1 to 254.
- For RGB565 data the suggested way to solve the false synchronization code issue is to constrain 1684 the numerical range of G component from 1-62 and R component from 1-30.
- 1685 Each EI data field is separated by the SOEI / EOEI markers, has to contain an equal amount bytes and a 1686 complete number of pixels. An EI data field may contain multiple lines or a full frame of image data.
- 1687 The embedded image data is decoded and removed apart from the JPEG compressed data prior to writing
- the JPEG into a file. In the process, EI data fields are appended one after each other, in order of occurrence 1688
- 1689 in the received JPEG data.




Figure 130 Example of TN Image Embedding Inside the Compressed JPEG Data Block

A.5 JPEG8 Non-standard Markers

JPEG8 uses the reserved JPEG data markers for special purposes, marking the additional segments inside the data file. These segments are not part of the JPEG, JFIF [0], EXIF [0] or any other specifications; instead their use is specified in this document in sections A.3 and A.4.

The use of the non-standard markers is always internal to a product containing the JPEG8 camera module, and these markers are always removed from the JPEG data before storing it into a file.

Table 29 JPEG8 Additional Marker Codes Listing

Non-standard Marker Symbol	Marker Data Code
SOSI	0xFF 0xBC
EOSI	0xFF 0xBD
SOEI	0xFF 0xBE
EOEI	0xFF 0xBF

1699 A.6 JPEG8 Data Reception

1700 The compressed data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.




Figure 131 JPEG8 Data Format Reception

17011702

1692


1696

1697

Annex B CSI-2 Implementation Example (informative)

B.1 Overview

The CSI-2 implementation example assumes that the interface comprises of D-PHY unidirectional Clock and Data, with forward escape mode functionality. The scope in this implementation example refers only to the unidirectional data link without any references to the CCI interface, as it can be seen in Figure 132. This implementation example varies from the informative PPI example in [MIPI01].



1710 1711

1712

1721

1703

1704

1705

1706

1707

1708 1709

Figure 132 Implementation Example Block Diagram and Coverage

- 1713 For this implementation example a layered structure is described with the following parts:
- D-PHY implementation details
- Multi lane merger details
- Protocol layer details
- This implementation example refers to a RAW8 data type only; hence no packing/unpacking or byte clock/pixel clock timing will be referenced as for this type of implementation they are not needed.
- No error recovery mechanism or error processing details will be presented, as the intent of the document is to present an implementation from the data flow perspective.

B.2 CSI-2 Transmitter Detailed Block Diagram

Using the layered structure described in the overview the CSI-2 transmitter could have the block diagram in Figure 133.





Figure 133 CSI-2 Transmitter Block Diagram

B.3 CSI-2 Receiver Detailed Block Diagram

17241725

1726

Using the layered structure described in the overview, the CSI-2 receiver could have the block diagram in Figure 134.




1731

1732

Figure 134 CSI-2 Receiver Block Diagram

B.4 Details on the D-PHY implementation

1733 The PHY level of implementation has the top level structure as seen in Figure 135.




1736

Figure 135 D-PHY Level Block Diagram

- 1737 The components can be categorized as:
- CSI-2 Transmitter side:
- Clock lane (Transmitter)
- Data1 lane (Transmitter)
- Data2 lane (Transmitter)
- CSI-2 Receiver side:
- Clock lane (Receiver)
 - Data1 lane (Receiver)
- Data2 lane (Receiver)

1746 B.4.1 CSI-2 Clock Lane Transmitter

1747 The suggested implementation can be seen in Figure 136.



1748

1749

1755

1756

17571758

17591760

1761

1762

1763 1764

1765

1766 1767


1768

Figure 136 CSI-2 Clock Lane Transmitter

- 1750 The modular D-PHY components used to build a CSI-2 clock lane transmitter are:
- **LP-TX** for the Low-power function
- **HS-TX** for the High-speed function
- **CIL-MCNN** for the Lane control and interface logic
- 1754 The PPI interface signals to the CSI-2 clock lane transmitter are:
 - TxDDRClkHS-Q (Input): High-Speed Transmit DDR Clock (Quadrature).
 - **TxRequestHS** (Input): High-Speed Transmit Request. This active high signal causes the lane module to begin transmitting a high-speed clock.
 - **TxReadyHS** (Output): High-Speed Transmit Ready. This active high signal indicates that the clock lane is transmitting HS clock.
 - **Shutdown** (Input): Shutdown Lane Module. This active high signal forces the lane module into "shutdown", disabling all activity. All line drivers, including terminators, are turned off when Shutdown is asserted. When Shutdown is high, all other PPI inputs are ignored and all PPI outputs are driven to the default inactive state. Shutdown is a level sensitive signal and does not depend on any clock.
 - TxUlpmClk (Input): Transmit Ultra Low-Power mode on Clock Lane This active high signal is asserted to cause a Clock Lane module to enter the Ultra Low-Power mode. The lane module remains in this mode until TxUlpmClk is de-asserted.

B.4.2 CSI-2 Clock Lane Receiver

1769 The suggested implementation can be seen in Figure 137.



1774

1775

1777

1778

1779

17801781

17821783

1784 1785

17861787

1788 1789

1790

1791

Figure 137 CSI-2 Clock Lane Receiver

1772 The modular D-PHY components used to build a CSI-2 clock lane receiver are:

- **LP-RX** for the Low-power function
 - **HS-RX** for the High-speed function
 - **CIL-SCNN** for the Lane control and interface logic
- 1776 The PPI interface signals to the CSI-2 clock lane receiver are:
 - **RxDDRClkHS** (Output): High-Speed Receive DDR Clock used to sample the data in all data lanes.
 - **RxClkActiveHS** (Output): High-Speed Reception Active. This active high signal indicates that the clock lane is receiving valid clock. This signal is asynchronous.
 - **Stopstate** (Output): Lane is in Stop state. This active high signal indicates that the lane module is currently in Stop state. This signal is asynchronous.
 - **Shutdown** (Input): Shutdown Lane Module. This active high signal forces the lane module into "shutdown", disabling all activity. All line drivers, including terminators, are turned off when Shutdown is asserted. When Shutdown is high, all PPI outputs are driven to the default inactive state. Shutdown is a level sensitive signal and does not depend on any clock.
 - **RxUlpmEsc** (Output): Escape Ultra Low Power (Receive) mode. This active high signal is asserted to indicate that the lane module has entered the ultra low power mode. The lane module remains in this mode with RxUlpmEsc asserted until a Stop state is detected on the lane interconnect.

B.4.3 CSI-2 Data Lane Transmitter

The suggested implementation can be seen in Figure 138.




Figure 138 CSI-2 Data Lane Transmitter

The modular D-PHY components used to build a CSI-2 data lane transmitter are:

- **LP-TX** for the Low-power function
 - **HS-TX** for the High-speed function
 - **CIL-MFEN** for the Lane control and interface logic

The PPI interface signals to the CSI-2 data lane transmitter are:

- TxDDRClkHS-I (Input): High-Speed Transmit DDR Clock (in-phase).
- TxByteClkHS (Input): High-Speed Transmit Byte Clock. This is used to synchronize PPI signals in the high-speed transmit clock domain. It is recommended that both transmitting data lane modules share one TxByteClkHS signal. The frequency of TxByteClkHS must be exactly 1/8 the high-speed bit rate.
- TxDataHS[7:0] (Input): High-Speed Transmit Data. Eight bit high-speed data to be transmitted. The signal connected to TxDataHS[0] is transmitted first. Data is registered on rising edges of TxByteClkHS.
- TxRequestHS (Input): High-Speed Transmit Request. A low-to-high transition on TxRequestHS causes the lane module to initiate a Start-of-Transmission sequence. A high-to-low transition on TxRequest causes the lane module to initiate an End-of-Transmission sequence. This active high signal also indicates that the protocol is driving valid data on TxByteDataHS to be transmitted. The lane module accepts the data when both TxRequestHS and TxReadyHS are active on the same rising TxByteClkHS clock edge. The protocol always provides valid transmit data when TxRequestHS is active. Once asserted, TxRequestHS should remain high until the all the data has been accepted.
- TxReadyHS (Output): High-Speed Transmit Ready. This active high signal indicates that TxDataHS is accepted by the lane module to be serially transmitted. TxReadyHS is valid on rising edges of TxByteClkHS. Valid data has to be provided for the whole duration of active TxReadyHS.

1827

1828

1829

1830

1831 1832

1833

1834

1835

1836

1838 1839

1841

1842

- **Shutdown** (Input): Shutdown Lane Module. This active high signal forces the lane module into "shutdown", disabling all activity. All line drivers, including terminators, are turned off when Shutdown is asserted. When Shutdown is high, all other PPI inputs are ignored and all PPI outputs are driven to the default inactive state. Shutdown is a level sensitive signal and does not depend on any clock.
 - TxUlpmEsc (Input): Escape mode Transmit Ultra Low Power. This active high signal is asserted with TxRequestEsc to cause the lane module to enter the ultra low power mode. The lane module remains in this mode until TxRequestEsc is de-asserted.
 - TxRequestEsc (Input): This active high signal, asserted together with TxUlpmEsc is used to request entry into escape mode. Once in escape mode, the lane stays in escape mode until TxRequestEsc is de-asserted. TxRequestEsc is only asserted by the protocol while TxRequestHS is low.
 - **TxClkEsc** (Input): Escape mode Transmit Clock. This clock is directly used to generate escape sequences. The period of this clock determines the symbol time for low power signals. It is therefore constrained by the normative part of the [MIPI01].

B.4.4 CSI-2 Data Lane Receiver

The suggested implementation can be seen in Figure 139.




Figure 139 CSI-2 Data Lane Receiver

The modular D-PHY components used to build a CSI-2 data lane receiver are:

- **LP-RX** for the Low-power function
- **HS-RX** for the High-speed function

- **CIL-SFEN** for the Lane control and interface logic
- The PPI interface signals to the CSI-2 data lane receiver are:
- **RxDDRClkHS** (Input): High-Speed Receive DDR Clock used to sample the date in all data lanes. This signal is supplied by the CSI-2 clock lane receiver.
 - RxByteClkHS (Output): High-Speed Receive Byte Clock. This signal is used to synchronize signals in the high-speed receive clock domain. The RxByteClkHS is generated by dividing the received RxDDRClkHS.
 - RXDataHS[7:0] (Output): High-Speed Receive Data. Eight bit high-speed data received by the lane module. The signal connected to RxDataHS[0] was received first. Data is transferred on rising edges of RxByteClkHS.
 - RxValidHS (Output): High-Speed Receive Data Valid. This active high signal indicates that the lane module is driving valid data to the protocol on the RxDataHS output. There is no "RxReadyHS" signal, and the protocol is expected to capture RxDataHS on every rising edge of RxByteClkHS where RxValidHS is asserted. There is no provision for the protocol to slow down ("throttle") the receive data.
 - **RxActiveHS** (Output): High-Speed Reception Active. This active high signal indicates that the lane module is actively receiving a high-speed transmission from the lane interconnect.
 - **RxSyncHS** (Output): Receiver Synchronization Observed. This active high signal indicates that the lane module has seen an appropriate synchronization event. In a typical high-speed transmission, RxSyncHS is high for one cycle of RxByteClkHS at the beginning of a high-speed transmission when RxActiveHS is first asserted. This signal missing is signaled using ErrSotSyncHS.
 - RxUlpmEsc (Output): Escape Ultra Low Power (Receive) mode. This active high signal is
 asserted to indicate that the lane module has entered the ultra low power mode. The lane module
 remains in this mode with RxUlpmEsc asserted until a Stop state is detected on the lane
 interconnect.
 - **Stopstate** (Output): Lane is in Stop state. This active high signal indicates that the lane module is currently in Stop state. This signal is asynchronous.
 - **Shutdown** (Input): Shutdown Lane Module. This active high signal forces the lane module into "shutdown", disabling all activity. All line drivers including terminators, are turned off when Shutdown is asserted. When Shutdown is high, all PPI outputs are driven to the default inactive state. Shutdown is a level sensitive signal and does not depend on any clock.
 - ErrSotHS (Output): Start-of-Transmission (SoT) Error. If the high-speed SoT leader sequence is corrupted, but in such a way that proper synchronization can still be achieved, this error signal is asserted for one cycle of RxByteClkHS. This is considered to be a "soft error" in the leader sequence and confidence in the payload data is reduced.
 - **ErrSotSyncHS** (Output): Start-of-Transmission Synchronization Error. If the high-speed SoT leader sequence is corrupted in a way that proper synchronization cannot be expected, this error is asserted for one cycle of RxByteClkHS.
 - ErrControl (Output): Control Error. This signal is asserted when an incorrect line state sequence is detected.
- **ErrEsc** (Output): Escape Entry Error. If an unrecognized escape entry command is received, this signal is asserted and remains high until the next change in line state. The only escape entry command supported by the receiver is the ULPS.

1888

1924

Annex C CSI-2 Recommended Receiver Error Behavior (informative)

		,
1889	C.1	Overview
1890 1891 1892 1893 1894 1895 1896	Althou offered case of Mode f	ection proposes one approach to handling error conditions at the receiving side of a CSI-2 Link. gh the section is informative and therefore does not affect compliance for CSI-2, the approach is by the MIPI Camera Working Group as a recommended approach. The CSI-2 receiver assumes the f a CSI-2 Link comprised of unidirectional Lanes for D-PHY Clock and Data Lanes with Escape functionality on the Data Lanes and a continuously running clock. This Annex does not discuss other including those that differ widely in implementation, where the implementer should consider other all error situations.
1897 1898 1899	describ	be of the layered structure of a compliant CSI-2 receiver implementation, the error behavior is seed in a similar way with several "levels" where errors could occur, each requiring some mentation at the appropriate functional layer of the design:
1900 1901	•	D-PHY Level errors Refers to any PHY related transmission error and is unrelated to the transmission's contents:
1902		• Start of Transmission (SoT) errors, which can be:
1903		• Recoverable, if the PHY successfully identifies the Sync code but an error was detected.
1904 1905		 Unrecoverable, if the PHY does not successfully identify the sync code but does detect a HS transmission.
1906 1907		• <i>Control Error</i> , which signals that the PHY has detected a control sequence that should not be present in this implementation of the Link.
1908 1909	•	Packet Level errors This type of error refers strictly to data integrity of the received Packet Header and payload data:
1910		• Packet Header errors, signaled through the ECC code, that result in:
1911		 A single bit-error, which can be detected and corrected by the ECC code
1912 1913		 Two bit-errors in the header, which can be detected but not corrected by the ECC code, resulting in a corrupt header
1914		• Packet payload errors, signaled through the CRC code
1915 1916 1917	•	Protocol Decoding Level errors This type of error refers to errors present in the decoded Packet Header or errors resulting from an incomplete sequence of events:
1918 1919		• Frame Sync Error, caused when a FS could not be successfully paired with a FE on a given virtual channel
1920 1921		• <i>Unrecognized ID</i> , caused by the presence of an unimplemented or unrecognized ID in the header
1922 1923		oposed methodology for handling errors is signal based, since it offers an easy path to a viable CSI-2 nentation that handles all three error levels. Even so, error handling at the Protocol Decoding Level

should implement sequential behavior using a state machine for proper operation.

C.2 D-PHY Level Error

1925

1932

1933

1934

19351936

1937

1938

1939

1940

1941

1942

1944

1945

1946

1947

1948

1949

1950

1951

1952

1953

1956

1960

1961

- The recommended behavior for handling this error level covers only those errors generated by the Data Lane(s), since an implementation can assume that the Clock Lane is running reliably as provided by the expected BER of the Link, as discussed in [MIPI01]. Note that this error handling behavior assumes unidirectional Data Lanes without escape mode functionality. Considering this, and using the signal names and descriptions from the [MIPI01], PPI Annex, signal errors at the PHY-Protocol Interface (PPI) level consist of the following:
 - ErrSotHS: Start-of-Transmission (SoT) Error. If the high-speed SoT leader sequence is corrupted, but in such a way that proper synchronization can still be achieved, this error signal is asserted for one cycle of RxByteClkHS. This is considered to be a "soft error" in the leader sequence and confidence in the payload data is reduced.
 - **ErrSotSyncHS:** Start-of-Transmission Synchronization Error. If the high-speed SoT leader sequence is corrupted in a way that proper synchronization cannot be expected, this error signal is asserted for one cycle of RxByteClkHS.
 - **ErrControl:** Control Error. This signal is asserted when an incorrect line state sequence is detected. For example, if a Turn-around request or Escape Mode request is immediately followed by a Stop state instead of the required Bridge state, this signal is asserted and remains high until the next change in line state.
- 1943 The recommended receiver error behavior for this level is:
 - **ErrSotHS** should be passed to the Application Layer. Even though the error was detected and corrected and the Sync mechanism was unaffected, confidence in the data integrity is reduced and the application should be informed. This signal should be referenced to the corresponding data packet.
 - **ErrSotSyncHS** should be passed to the Protocol Decoding Level, since this is an unrecoverable error. An unrecoverable type of error should also be signaled to the Application Layer, since the whole transmission until the first D-PHY Stop state should be ignored if this type of error occurs.
 - **ErrControl** should be passed to the Application Layer, since this type of error doesn't normally occur if the interface is configured to be unidirectional. Even so, the application needs to be aware of the error and configure the interface accordingly through other, implementation specific means.
- Also, it is recommended that the PPI StopState signal for each implemented Lane should be propagated to the Application Layer during configuration or initialization to indicate the Lane is ready.

C.3 Packet Level Error

- The recommended behavior for this error level covers only errors recognized by decoding the Packet Header's ECC byte and computing the CRC of the data payload.
- Decoding and applying the ECC byte of the Packet Header should signal the following errors:
 - **ErrEccDouble:** Asserted when an ECC syndrome was computed and two bit-errors are detected in the received Packet Header.
- **ErrEccCorrected:** Asserted when an ECC syndrome was computed and a single bit-error in the Packet Header was detected and corrected.
- ErrEccNoError: Asserted when an ECC syndrome was computed and the result is zero indicating a Packet Header that is considered to be without errors or has more than two bit-errors. CSI-2's ECC mechanism cannot detect this type of error.

1974

1975

1976

1977

1978

1979

1980 1981

1982

1983 1984

1985

1986 1987

1988

1994

1995 1996

1997

1999

2000

20012002

2003

2004

2005

20062007

2008

- Also, computing the CRC code over the whole payload of the received packet could generate the following errors:
- ErrCrc: Asserted when the computed CRC code is different than the received CRC code.
- **ErrID:** Asserted when a Packet Header is decoded with an unrecognized or unimplemented data ID.
- 1972 The recommended receiver error behavior for this level is:
 - **ErrEccDouble** should be passed to the Application Layer since assertion of this signal proves that the Packet Header information is corrupt, and therefore the WC is not usable, and thus the packet end cannot be estimated. Commonly, this type of error will be accompanied with an ErrCrc. This type of error should also be passed to the Protocol Decoding Level, since the whole transmission until D-PHY Stop state should be ignored.
 - **ErrEccCorrected** should be passed to the Application Layer since the application should be informed that an error had occurred but was corrected, so the received Packet Header was unaffected, although the confidence in the data integrity is reduced.
 - **ErrEccNoError** can be passed to the Protocol Decoding Level to signal the validity of the current Packet Header.
 - **ErrCrc** should be passed to the Protocol Decoding Level to indicate that the packet's payload data might be corrupt.
 - **ErrID** should be passed to the Application Layer to indicate that the data packet is unidentified and cannot be unpacked by the receiver. This signal should be asserted after the ID has been identified and de-asserted on the first Frame End (FE) on same virtual channel.

C.4 Protocol Decoding Level Error

- The recommended behavior for this error level covers errors caused by decoding the Packet Header information and detecting a sequence that is not allowed by the CSI-2 protocol or a sequence of detected errors by the previous layers. CSI-2 implementers will commonly choose to implement this level of error handling using a state machine that should be paired with the corresponding virtual channel. The state machine should generate at least the following error signals:
 - **ErrFrameSync:** Asserted when a Frame End (FE) is not paired with a Frame Start (FS) on the same virtual channel. A ErrSotSyncHS should also generate this error signal.
 - **ErrFrameData:** Asserted after a FE when the data payload received between FS and FE contains errors.
- 1998 The recommended receiver error behavior for this level is:
 - **ErrFrameSync** should be passed to the Application Layer with the corresponding virtual channel, since the frame could not be successfully identified. Several error cases on the same virtual channel can be identified for this type of error.
 - If a FS is followed by a second FS on the same virtual channel, the frame corresponding to the first FS is considered in error.
 - If a Packet Level ErrEccDouble was signaled from the Protocol Layer, the whole transmission until the first D-PHY Stop-state should be ignored since it contains no information that can be safely decoded and cannot be qualified with a data valid signal.
 - If a FE is followed by a second FE on the same virtual channel, the frame corresponding to the second FE is considered in error.

2013

2009	•	If an ErrSotSyncHS was signaled from the PHY Layer, the whole transmission until the first
2010		D-PHY Stop state should be ignored since it contains no information that can be safely
2011		decoded and cannot be qualified with a data valid signal.

• **ErrFrameData**: should be passed to the Application Layer to indicate that the frame contains data errors. This signal should be asserted on any ErrCrc and de-asserted on the first FE.

2014 Annex D CSI-2 Sleep Mode (informative)

2015 **D.1 Overview**

- 2016 Since a camera in a mobile terminal spends most of its time in an inactive state, implementers need a way
- 2017 to put the CSI-2 Link into a low power mode that approaches, or may be as low as, the leakage level. This
- section proposes one approach for putting a CSI-2 Link in a "Sleep Mode" (SLM). Although the section is
- 2019 informative and therefore does not affect compliance for CSI-2, the approach is offered by the MIPI
- 2020 Camera Working Group as a recommended approach.
- This approach relies on an aspect of a D-PHY transmitter's behavior that permits regulators to be disabled
- safely when LP-00 (Space state) is on the Link. Accordingly, this will be the output state for a CSI-2
- 2023 camera transmitter in SLM.
- 2024 SLM can be thought of as a three-phase process:
- 2025 1. SLM Command Phase. The 'ENTER SLM' command is issued to the TX side only, or to both sides of the Link.
- 2027 2. SLM Entry Phase. The CSI-2 Link has entered, or is entering, the SLM in a controlled or synchronized manner. This phase is also part of the power-down process.
- 3. SLM Exit Phase. The CSI-2 Link has exited the SLM and the interface/device is operational. This phase is also part of the power-up process.
- In general, when in SLM, both sides of the interface will be in ULPS, as defined in [MIPI01].

2032 **D.2 SLM Command Phase**

- For the first phase, initiation of SLM occurs by a mechanism outside the scope of CSI-2. Of the many mechanisms available, two examples would be:
- 2035 1. An External SLEEP signal input to the CSI-2 transmitter and optionally also to the CSI-2 2036 Receiver. When at logic 0, the CSI-2 Transmitter and, if connected, the CSI Receiver, will enter Sleep mode. When at logic 1, normal operation will take place.
- 2038 2. A CCI control command, provided on the I2C control Link, is used to trigger ULPS.

2039 **D.3 SLM Entry Phase**

- For the second phase, consider one option:
- 2041 Only the TX side enters SLM and propagates the ULPS to the RX side by sending a D-PHY 'ULPS'
- 2042 command on Clock Lane and on Data Lane(s). In the following picture only Data Lane 'ULPS' command
- is used as an example.




Figure 140 SLM Synchronization

D.4 SLM Exit Phase

For the third phase, three options are presented and assume the camera peripheral is in ULPS or Sleep mode at power-up:


- 1. Use a SLEEP signal to power-up both sides of the interface.
- 2. Detect any CCI activity on the I2C control Link, which have been in 00 state ({SCL, SDA}), after receiving the I2C instruction to enter ULPS command as per Section D.2, option 2. Any change on those lines should wake up the camera peripheral. The drawback of this method is that I2C lines are used exclusively for control of the camera.
- 3. Detect a wake-up sequence on the I2C lines. This sequence, which may vary by implementation, shall not disturb the I2C interface so that it can be used by other devices. One example sequence is: StopI2C-StartI2C-StopI2C. See section 6 for details on CCI.
- A handshake using the 'ULPS' mechanism in the as described in [MIPI01] should be used for powering up the interface.

Annex E Data Compression for RAW Data Types (normative)

- 2062 A CSI-2 implementation using RAW data types may support compression on the interface to reduce the 2063 data bandwidth requirements between the host processor and a camera module. Data compression is not 2064 mandated by this specification. However, if data compression is used, it shall be implemented as described
- 2065 in this annex.

2060

- Data compression schemes use an X-Y-Z naming convention where X is the number of bits per pixel in 2066 the original image, Y is the encoded (compressed) bits per pixel and Z is the decoded (uncompressed) bits 2067 2068 per pixel.
- 2069 The following data compression schemes are defined:
- 2070 12-8-12
- 2071 12-7-12
- 2072 12-6-12
- 10-8-10 2073
- 2074 10-7-10
- 2075 10-6-10
- 2076 To identify the type of data on the CSI-2 interface, packets with compressed data shall have a User Defined
- Data Type value as indicated in Table 27. Note that User Defined data type codes are not reserved for 2077
- compressed data types. Therefore, a CSI-2 device shall be able to communicate over the CCI the data 2078
- 2079 compression scheme represented by a particular User Defined data type code for each scheme supported by
- the device. Note that the method to communicate the data compression scheme to Data Type code mapping 2080
- 2081 is beyond the scope of this document.
- 2082 The number of bits in a packet shall be a multiple of eight. Therefore, implementations with data
- 2083 compression schemes that result in each pixel having less than eight encoded bits per pixel shall transfer the
- 2084 encoded data in a packed pixel format. For example, the 12-7-12 data compression scheme uses a packed
- 2085 pixel format as described in section 11.4.2 except the Data Type value in the Packet Header is a User
- 2086 Defined data type code.
- 2087 The data compression schemes in this annex are lossy and designed to encode each line independent of the
- 2088 other lines in the image.
- 2089 The following definitions are used in the description of the data compression schemes:
- 2090 **Xorig** is the original pixel value
- 2091 **Xpred** is the predicted pixel value
- 2092 **Xdiff** is the difference value (**Xorig** - **Xpred**)
- 2093 **Xenco** is the encoded value
- 2094 **Xdeco** is the decoded pixel value
- The data compression system consists of encoder, decoder and predictor blocks as shown in Figure 141. 2095



2098

2099

2100 2101

2102

2103

2104

2105 2106

2107

2108 2109

Figure 141 Data Compression System Block Diagram


The encoder uses a simple algorithm to encode the pixel values. A fixed number of pixel values at the beginning of each line are encoded without using prediction. These first few values are used to initialize the predictor block. The remaining pixel values on the line are encoded using prediction.

If the predicted value of the pixel, **Xpred**, is close enough to the original value of the pixel, **Xorig**, (abs(**Xorig - Xpred**) < difference limit) its difference value, **Xdiff**, is quantized using a DPCM codec. Otherwise, **Xorig** is quantized using a PCM codec. The quantized value is combined with a code word describing the codec used to quantize the pixel and the sign bit, if applicable, to create the encoded value, **Xenco**.

E.1 Predictors

In order to have meaningful data transfer, both the transmitter and the receiver need to use the same predictor block.


The order of pixels in a raw image is shown in Figure 142.



21112112

Figure 142 Pixel Order of the Original Image

Figure 143 shows an example of the pixel order with RGB data.



21142115

Figure 143 Example Pixel Order of the Original Image

Two predictors are defined for use in the data compression schemes.

- 2117 Predictor1 uses a very simple algorithm and is intended to minimize processing power and memory size
- 2118 requirements. Typically, this predictor is used when the compression requirements are modest and the
- 2119 original image quality is high. Predictor1 should be used with 10-8-10, 10-7-10 and 12-8-12 data
- 2120 compression schemes.
- 2121 The second predictor, Predictor2, is more complex than Predictor1. This predictor provides slightly better
- 2122 prediction than Predictor1 and therefore the decoded image quality can be improved compared to
- 2123 Predictor 1. Predictor 2 should be used with 10–6–10, 12–7–12, and 12–6–12 data compression schemes.
- Both receiver and transmitter shall support Predictor1 for all data compression schemes.

E.1.1 Predictor1

- 2126 Predictor1 uses only the previous same color component value as the prediction value. Therefore, only a
- 2127 two-pixel deep memory is required.
- The first two pixels $(C0_0, C1_1 / C2_0, C3_1)$ or as in example $G_0, R_1 / B_0, G_1$ in a line are encoded without
- 2129 prediction.

2125

- The prediction values for the remaining pixels in the line are calculated using the previous same color
- decoded value, **Xdeco**. Therefore, the predictor equation can be written as follows:
- 2132 $\mathbf{Xpred}(\mathbf{n}) = \mathbf{Xdeco}(\mathbf{n-2})$

2133 **E.1.2 Predictor2**

- 2134 Predictor2 uses the four previous pixel values, when the prediction value is evaluated. This means that also
- 2135 the other color component values are used, when the prediction value has been defined. The predictor
- 2136 equations can be written as below.
- 2137 Predictor2 uses all color components of the four previous pixel values to create the prediction value.
- 2138 Therefore, a four-pixel deep memory is required.
- The first pixel ($C0_0 / C2_0$, or as in example G_0 / B_0) in a line is coded without prediction.
- The second pixel $(C1_1 / C3_1)$ or as in example R_1 / G_1 in a line is predicted using the previous decoded
- different color value as a prediction value. The predictor equation for the second pixel is shown below:
- 2142 $\mathbf{Xpred}(\mathbf{n}) = \mathbf{Xdeco}(\mathbf{n-1})$
- The third pixel $(C0_2 / C2_2)$ or as in example G_2 / G_2 in a line is predicted using the previous decoded same
- 2144 color value as a prediction value. The predictor equation for the third pixel is shown below:
- 2145 $\mathbf{Xpred}(\mathbf{n}) = \mathbf{Xdeco}(\mathbf{n-2})$
- The fourth pixel $(C1_3 / C3_3)$ or as in example R_3 / G_3 in a line is predicted using the following equation:

```
2147 if ((Xdeco( n-1 ) <= Xdeco( n-2 ) AND Xdeco( n-2 ) <= Xdeco( n-3 )) OR

2148 (Xdeco( n-1 ) >= Xdeco( n-2 ) AND Xdeco( n-2 ) >= Xdeco( n-3 ))) then

2149 Xpred( n ) = Xdeco( n-1 )

2150 else

2151 Xpred( n ) = Xdeco( n-2 )
```

2152 endif

```
2153 Other pixels in all lines are predicted using the equation:
```

```
2154
               if ((Xdeco(n-1) \le Xdeco(n-2) \land ND Xdeco(n-2) \le Xdeco(n-3)) \land C
                   (Xdeco(n-1) >= Xdeco(n-2) AND Xdeco(n-2) >= Xdeco(n-3))) then
2155
2156
                      Xpred(n) = Xdeco(n-1)
               else if ((Xdeco( n-1 ) <= Xdeco( n-3 ) AND Xdeco( n-2 ) <= Xdeco( n-4 )) OR
2157
                  (Xdeco(n-1) >= Xdeco(n-3) AND Xdeco(n-2) >= Xdeco(n-4))) then
2158
                      Xpred(n) = Xdeco(n-2)
2159
               else
2160
                  Xpred(n) = (Xdeco(n-2) + Xdeco(n-4) + 1) / 2
2161
2162
               endif
```

2163 E.2 Encoders

- There are six different encoders available, one for each data compression scheme.
- For all encoders, the formula used for non-predicted pixels (beginning of lines) is different than the formula
- 2166 for predicted pixels.

2167 E.2.1 Coder for 10–8–10 Data Compression

- The 10–8–10 coder offers a 20% bit rate reduction with very high image quality.
- 2169 Pixels without prediction are encoded using the following formula:

2170
$$Xenco(n) = Xorig(n)/4$$

2171 To avoid a full-zero encoded value, the following check is performed:

```
2172 if (Xenco(n) == 0) then
2173 Xenco(n) = 1
2174 endif
```

2175 Pixels with prediction are encoded using the following formula:

```
2176
                if (abs(Xdiff(n)) < 32) then
2177
                   use DPCM1
               else if (abs(Xdiff(n)) < 64) then
2178
                   use DPCM2
2179
2180
               else if (abs(Xdiff(n)) < 128) then
                    use DPCM3
2181
2182
               else
                    use PCM
2183
2184
               endif
```

2185 **E.2.1.1 DPCM1 for 10–8–10 Coder**

2186 **Xenco(n)** has the following format:

2187 **Xenco(n)** = "
$$00 \text{ s } xxxxx$$
"

```
2188
                 where,
2189
                     "00" is the code word
2190
                     "s" is the sign bit
                     "xxxxx" is the five bit value field
2191
2192
         The coder equation is described as follows:
                 if (Xdiff(n) \le 0) then
2193
2194
                      sign = 1
2195
                 else
2196
                      sign = 0
2197
                 endif
                 value = abs(Xdiff( n ))
2198
2199
         Note: Zero code has been avoided (0 is sent as -0).
2200
         E.2.1.2
                      DPCM2 for 10-8-10 Coder
2201
        Xenco( n ) has the following format:
                 Xenco( n ) = "010 \text{ s } xxxx"
2202
2203
                 where,
                      "010" is the code word
2204
2205
                     "s" is the sign bit
2206
                     "xxxx" is the four bit value field
2207
         The coder equation is described as follows:
2208
                 if (Xdiff(n) < 0) then
2209
                      sign = 1
2210
                 else
2211
                      sign = 0
2212
                 endif
2213
                 value = (abs(Xdiff(n)) - 32) / 2
2214
2215
         E.2.1.3
                      DPCM3 for 10-8-10 Coder
2216
         Xenco( n ) has the following format:
                 Xenco( n ) = "011 \text{ s } xxxx"
2217
2218
                 where,
2219
                      "011" is the code word
2220
                     "s" is the sign bit
2221
                     "xxxx" is the four bit value field
```

```
2222
        The coder equation is described as follows:
2223
                if (Xdiff(n) < 0) then
2224
                    sign = 1
2225
                else
                    sign = 0
2226
2227
                endif
                value = (abs(Xdiff(n)) - 64) / 4
2228
2229
        E.2.1.4
                     PCM for 10-8-10 Coder
2230
        Xenco( n ) has the following format:
                Xenco( n ) = "1 xxxxxxx"
2231
2232
                where,
2233
                    "1" is the code word
2234
                    the sign bit is not used
2235
                    "xxxxxxx" is the seven bit value field
2236
        The coder equation is described as follows:
2237
                value = Xorig(n)/8
        E.2.2
                   Coder for 10–7–10 Data Compression
2238
2239
        The 10–7–10 coder offers 30% bit rate reduction with high image quality.
2240
        Pixels without prediction are encoded using the following formula:
2241
                Xenco(n) = Xorig(n)/8
2242
        To avoid a full-zero encoded value, the following check is performed:
2243
                if (Xenco(n) == 0) then
                    Xenco(n) = 1
2244
2245
        Pixels with prediction are encoded using the following formula:
                if (abs(Xdiff(n)) < 8) then
2246
2247
                     use DPCM1
2248
                else if (abs(Xdiff(n)) < 16) then
                    use DPCM2
2249
                else if (abs(Xdiff(n)) < 32) then
2250
                     use DPCM3
2251
                else if (abs(Xdiff(n)) < 160) then
2252
                    use DPCM4
2253
2254
                else
                     use PCM
2255
2256
                endif
```

```
2257
         E.2.2.1
                      DPCM1 for 10-7-10 Coder
2258
         Xenco( n ) has the following format:
2259
                 Xenco( n ) = "000 \text{ s } xxx"
2260
                 where,
                     "000" is the code word
2261
                     "s" is the sign bit
2262
2263
                     "xxx" is the three bit value field
         The coder equation is described as follows:
2264
2265
                 if (Xdiff(n) \le 0) then
2266
                     sign = 1
2267
                 else
                     sign = 0
2268
                 endif
2269
2270
                 value = abs(Xdiff( n ))
2271
        Note: Zero code has been avoided (0 is sent as -0).
                      DPCM2 for 10-7-10 Coder
2272
         E.2.2.2
2273
         Xenco( n ) has the following format:
                 Xenco( n ) = "0010 \text{ s } xx"
2274
2275
                 where,
                     "0010" is the code word
2276
                     "s" is the sign bit
2277
                     "xx" is the two bit value field
2278
2279
         The coder equation is described as follows:
2280
                 if (Xdiff(n) < 0) then
2281
                     sign = 1
2282
                 else
2283
                     sign = 0
                 endif
2284
                 value = (abs(Xdiff(n)) - 8) / 2
2285
2286
         E.2.2.3
                      DPCM3 for 10-7-10 Coder
2287
         Xenco( n ) has the following format:
                 Xenco( n ) = "0011 s xx"
2288
```

```
2289
                 where,
2290
                     "0011" is the code word
2291
                     "s" is the sign bit
2292
                     "xx" is the two bit value field
2293
        The coder equation is described as follows:
                 if (Xdiff(n) < 0) then
2294
2295
                     sign = 1
2296
                 else
2297
                     sign = 0
2298
                 endif
                 value = (abs(Xdiff(n)) - 16) / 4
2299
2300
        E.2.2.4
                      DPCM4 for 10-7-10 Coder
2301
        Xenco( n ) has the following format:
                 Xenco( n ) = "01 s xxxx"
2302
2303
                 where,
2304
                     "01" is the code word
2305
                     "s" is the sign bit
2306
                     "xxxx" is the four bit value field
2307
        The coder equation is described as follows:
2308
                 if (Xdiff(n) < 0) then
2309
                     sign = 1
2310
                 else
2311
                     sign = 0
2312
                 endif
2313
                 value = (abs(Xdiff(n)) - 32) / 8
2314
        E.2.2.5
                      PCM for 10-7-10 Coder
2315
        Xenco( n ) has the following format:
                 Xenco( n ) = "1 xxxxxx"
2316
2317
                 where,
                     "1" is the code word
2318
2319
                     the sign bit is not used
2320
                     "xxxxxx" is the six bit value field
2321
        The coder equation is described as follows:
2322
                 value = Xorig(n) / 16
```

2323 E.2.3 Coder for 10–6–10 Data Compression 2324 The 10–6–10 coder offers 40% bit rate reduction with acceptable image quality. 2325 Pixels without prediction are encoded using the following formula: 2326 Xenco(n) = Xorig(n) / 162327 To avoid a full-zero encoded value, the following check is performed: 2328 if (Xenco(n) == 0) then 2329 Xenco(n) = 12330 endif 2331 Pixels with prediction are encoded using the following formula: if (abs(Xdiff(n)) < 1) then 2332 use **DPCM1** 2333 else if (abs(Xdiff(n)) < 3) then 2334 use **DPCM2** 2335 2336 else if (abs(Xdiff(n)) < 11) then use **DPCM3** 2337 else if (abs(Xdiff(n)) < 43) then 2338 2339 use **DPCM4** else if (abs(Xdiff(n)) < 171) then 2340 use **DPCM5** 2341 2342 else use **PCM** 2343 endif 2344 2345 E.2.3.1 DPCM1 for 10-6-10 Coder 2346 **Xenco(n)** has the following format: 2347 **Xenco(n)** = "00000 s" 2348 where, 2349 "00000" is the code word "s" is the **sign** bit 2350 2351 the value field is not used 2352 The coder equation is described as follows: 2353 sign = 12354 Note: Zero code has been avoided (0 is sent as -0). 2355 E.2.3.2 DPCM2 for 10-6-10 Coder 2356 **Xenco(n)** has the following format:

Xenco(n) = "00001 s"

```
2358
                 where,
2359
                     "00001" is the code word
2360
                     "s" is the sign bit
                     the value field is not used
2361
2362
        The coder equation is described as follows:
                 if (Xdiff(n) < 0) then
2363
2364
                     sign = 1
2365
                 else
2366
                     sign = 0
2367
                 endif
2368
        E.2.3.3
                      DPCM3 for 10-6-10 Coder
2369
        Xenco( n ) has the following format:
2370
                 Xenco( n ) = "0001 s x"
2371
                 where,
                     "0001" is the code word
2372
2373
                     "s" is the sign bit
2374
                     "x" is the one bit value field
2375
        The coder equation is described as follows:
                 if (Xdiff(n) < 0) then
2376
2377
                     sign = 1
2378
                 else
                     sign = 0
2379
                 value = (abs(Xdiff(n)) - 3) / 4
2380
2381
                 endif
2382
        E.2.3.4
                      DPCM4 for 10-6-10 Coder
2383
        Xenco( n ) has the following format:
                 Xenco( n ) = "001 \text{ s } xx"
2384
2385
                 where,
2386
                     "001" is the code word
2387
                     "s" is the sign bit
2388
                     "xx" is the two bit value field
2389
         The coder equation is described as follows:
2390
                 if (Xdiff(n) < 0) then
2391
                     sign = 1
2392
                 else
2393
                     sign = 0
2394
                 endif
```

```
2395
                value = (abs(Xdiff(n)) - 11) / 8
                      DPCM5 for 10-6-10 Coder
2396
         E.2.3.5
2397
        Xenco( n ) has the following format:
2398
                Xenco( n ) = "01 \text{ s } xxx"
2399
                 where,
2400
                     "01" is the code word
                     "s" is the sign bit
2401
2402
                     "xxx" is the three bit value field
2403
         The coder equation is described as follows:
2404
                 if (Xdiff(n) < 0) then
2405
                     sign = 1
2406
                 else
2407
                     sign = 0
2408
                endif
2409
                value = (abs(Xdiff(n)) - 43) / 16
2410
        E.2.3.6
                      PCM for 10–6–10 Coder
2411
        Xenco( n ) has the following format:
                Xenco( n ) = "1 xxxxx"
2412
2413
                 where,
                     "1" is the code word
2414
                     the sign bit is not used
2415
                     "xxxxx" is the five bit value field
2416
2417
         The coder equation is described as follows:
2418
                value = Xorig(n) / 32
2419
         E.2.4
                    Coder for 12-8-12 Data Compression
2420
        The 12–8–12 coder offers 33% bit rate reduction with very high image quality.
2421
        Pixels without prediction are encoded using the following formula:
2422
                Xenco(n) = Xorig(n) / 16
2423
         To avoid a full-zero encoded value, the following check is performed:
2424
                 if (Xenco(n) == 0) then
                     Xenco(n) = 1
2425
2426
                endif
```

```
2427
        Pixels with prediction are encoded using the following formula:
2428
                 if (abs(Xdiff(n)) < 8) then
2429
                     use DPCM1
2430
                 else if (abs(Xdiff(n)) < 40) then
2431
                     use DPCM2
                 else if (abs(Xdiff(n)) < 104) then
2432
2433
                     use DPCM3
                 else if (abs(Xdiff( n )) < 232) then
2434
                     use DPCM4
2435
                 else if (abs(Xdiff(n)) < 360) then
2436
                     use DPCM5
2437
2438
                 else
2439
                     use PCM
        E.2.4.1
2440
                      DPCM1 for 12–8–12 Coder
2441
        Xenco( n ) has the following format:
2442
                 Xenco( n ) = "0000 \text{ s } \text{xxx}"
2443
                 where,
2444
                     "0000" is the code word
2445
                     "s" is the sign bit
                     "xxx" is the three bit value field
2446
2447
        The coder equation is described as follows:
                 if (Xdiff(n) \le 0) then
2448
2449
                     sign = 1
2450
                 else
2451
                     sign = 0
2452
                 endif
                 value = abs(Xdiff( n ))
2453
2454
        Note: Zero code has been avoided (0 is sent as -0).
2455
        E.2.4.2
                      DPCM2 for 12–8–12 Coder
2456
        Xenco( n ) has the following format:
2457
                 Xenco( n ) = "011 \text{ s } xxxx"
2458
                 where,
2459
                     "011" is the code word
                     "s" is the sign bit
2460
                     "xxxx" is the four bit value field
2461
```

```
2462
         The coder equation is described as follows:
2463
                 if (Xdiff(n) < 0) then
2464
                     sign = 1
2465
                 else
2466
                     sign = 0
2467
                 endif
                 value = (abs(Xdiff(n)) - 8) / 2
2468
2469
        E.2.4.3
                      DPCM3 for 12-8-12 Coder
2470
        Xenco( n ) has the following format:
                 Xenco( n ) = "010 \text{ s } xxxx"
2471
2472
                 where,
2473
                     "010" is the code word
2474
                     "s" is the sign bit
                     "xxxx" is the four bit value field
2475
2476
        The coder equation is described as follows:
2477
                 if (Xdiff(n) < 0) then
                     sign = 1
2478
2479
                 else
2480
                     sign = 0
2481
                 endif
2482
                 value = (abs(Xdiff(n)) - 40) / 4
2483
        E.2.4.4
                      DPCM4 for 12-8-12 Coder
2484
        Xenco( n ) has the following format:
2485
                 Xenco( n ) = "001 \text{ s } xxxx"
2486
                 where,
2487
                     "001" is the code word
                     "s" is the sign bit
2488
                     "xxxx" is the four bit value field
2489
2490
        The coder equation is described as follows:
2491
                 if (Xdiff(n) < 0) then
2492
                     sign = 1
2493
                 else
                     sign = 0
2494
2495
2496
                 value = (abs(Xdiff(n)) - 104) / 8
```

```
E.2.4.5
2497
                      DPCM5 for 12-8-12 Coder
2498
        Xenco( n ) has the following format:
2499
                Xenco( n ) = "0001 \text{ s } xxx"
2500
                 where,
                    "0001" is the code word
2501
                    "s" is the sign bit
2502
2503
                     "xxx" is the three bit value field
2504
        The coder equation is described as follows:
                 if (Xdiff(n) < 0) then
2505
2506
                     sign = 1
2507
                 else
                     sign = 0
2508
2509
                 endif
2510
                value = (abs(Xdiff(n)) - 232) / 16
2511
        E.2.4.6
                      DPCM5 for 12-8-12 Coder
2512
        Xenco( n ) has the following format:
                Xenco( n ) = "1 xxxxxxx"
2513
2514
                where,
2515
                    "1" is the code word
                    the sign bit is not used
2516
2517
                    "xxxxxxx" is the seven bit value field
2518
        The coder equation is described as follows:
2519
                value = Xorig(n) / 32
2520
        E.2.5
                    Coder for 12-7-12 Data Compression
2521
        The 12–7–12 coder offers 42% bit rate reduction with high image quality.
2522
        Pixels without prediction are encoded using the following formula:
2523
                Xenco(n) = Xorig(n) / 32
2524
        To avoid a full-zero encoded value, the following check is performed:
2525
                if (Xenco(n) == 0) then
2526
                    Xenco(n) = 1
2527
                 endif
```

```
2528
         Pixels with prediction are encoded using the following formula:
2529
                 if (abs(Xdiff(n)) < 4) then
2530
                     use DPCM1
2531
                else if (abs(Xdiff(n)) < 12) then
2532
                     use DPCM2
                else if (abs(Xdiff(n)) < 28) then
2533
                     use DPCM3
2534
                else if (abs(Xdiff(n)) < 92) then
2535
                     use DPCM4
2536
                else if (abs(Xdiff(n)) < 220) then
2537
                     use DPCM5
2538
                else if (abs(Xdiff(n)) < 348) then
2539
                     use DPCM6
2540
2541
                 else
2542
                     use PCM
2543
                endif
2544
        E.2.5.1
                      DPCM1 for 12-7-12 Coder
2545
        Xenco( n ) has the following format:
                Xenco( n ) = "0000 \text{ s xx}"
2546
2547
                 where,
2548
                     "0000" is the code word
2549
                     "s" is the sign bit
                     "xx" is the two bit value field
2550
2551
        The coder equation is described as follows:
2552
                 if (Xdiff(n) \le 0) then
2553
                     sign = 1
2554
                 else
2555
                     sign = 0
2556
                endif
2557
                value = abs(Xdiff( n ))
2558
        Note: Zero code has been avoided (0 is sent as -0).
2559
        E.2.5.2
                      DPCM2 for 12–7–12 Coder
2560
        Xenco( n ) has the following format:
2561
                Xenco( n ) = "0001 \text{ s xx}"
2562
                where,
2563
                     "0001" is the code word
2564
                     "s" is the sign bit
                     "xx" is the two bit value field
2565
```

```
2566
        The coder equation is described as follows:
2567
                 if (Xdiff(n) < 0) then
2568
                     sign = 1
2569
                 else
2570
                     sign = 0
                 endif
2571
                 value = (abs(Xdiff(n)) - 4) / 2
2572
        E.2.5.3
                      DPCM3 for 12-7-12 Coder
2573
2574
        Xenco( n ) has the following format:
2575
                 Xenco( \mathbf{n} ) = "0010 s xx"
2576
                 where,
                     "0010" is the code word
2577
                     "s" is the sign bit
2578
                     "xx" is the two bit value field
2579
2580
        The coder equation is described as follows:
2581
                 if (Xdiff(n) < 0) then
2582
                     sign = 1
2583
                 else
2584
                     sign = 0
2585
                 endif
                 value = (abs(Xdiff(n)) - 12) / 4
2586
2587
        E.2.5.4
                      DPCM4 for 12-7-12 Coder
2588
        Xenco( n ) has the following format:
2589
                 Xenco( n ) = "010 \text{ s } xxx"
2590
                 where,
2591
                     "010" is the code word
2592
                     "s" is the sign bit
                     "xxx" is the three bit value field
2593
2594
        The coder equation is described as follows:
2595
                 if (Xdiff(n) < 0) then
2596
                     sign = 1
2597
                 else
                     sign = 0
2598
2599
2600
                 value = (abs(Xdiff(n)) - 28) / 8
```

```
E.2.5.5
2601
                      DPCM5 for 12-7-12 Coder
2602
        Xenco( n ) has the following format:
2603
                 Xenco( n ) = "011 \text{ s } xxx"
2604
                 where,
                     "011" is the code word
2605
                     "s" is the sign bit
2606
2607
                     "xxx" is the three bit value field
        The coder equation is described as follows:
2608
                 if (Xdiff(n) < 0) then
2609
2610
                     sign = 1
2611
                 else
                     sign = 0
2612
2613
                 endif
2614
                 value = (abs(Xdiff(n)) - 92) / 16
2615
        E.2.5.6
                      DPCM6 for 12-7-12 Coder
2616
        Xenco( n ) has the following format:
                 Xenco( n ) = "0011 \text{ s } xx"
2617
2618
                 where,
2619
                     "0011" is the code word
                     "s" is the sign bit
2620
2621
                     "xx" is the two bit value field
2622
         The coder equation is described as follows:
                 if (Xdiff(n) < 0) then
2623
2624
                     sign = 1
2625
                 else
                     sign = 0
2626
2627
                 endif
                 value = (abs(Xdiff(n)) - 220) / 32
2628
        E.2.5.7
                      PCM for 12-7-12 Coder
2629
2630
        Xenco( n ) has the following format:
                 Xenco( n ) = "1 xxxxxx"
2631
2632
                 where,
2633
                     "1" is the code word
2634
                     the sign bit is not used
2635
                     "xxxxxx" is the six bit value field
```

2636 The coder equation is described as follows:

```
2637 value = Xorig( n ) / 64
```

2638

E.2.6 Coder for 12–6–12 Data Compression

- 2639 The 12–6–12 coder offers 50% bit rate reduction with acceptable image quality.
- 2640 Pixels without prediction are encoded using the following formula:

2641
$$Xenco(n) = Xorig(n) / 64$$

To avoid a full-zero encoded value, the following check is performed:

```
2643 if (Xenco(\mathbf{n}) == 0) then
2644 Xenco(\mathbf{n}) = 1
2645 endif
```

2646 Pixels with prediction are encoded using the following formula:

```
if (abs(Xdiff(n)) < 2) then
2647
2648
                    use DPCM1
               else if (abs(Xdiff(n)) < 10) then
2649
2650
                    use DPCM3
2651
               else if (abs(Xdiff(n)) < 42) then
                   use DPCM4
2652
2653
               else if (abs(Xdiff(n)) < 74) then
                    use DPCM5
2654
               else if (abs(Xdiff(n)) < 202) then
2655
                    use DPCM6
2656
               else if (abs(Xdiff( n )) < 330) then
2657
2658
                   use DPCM7
2659
               else
                    use PCM
2660
               endif
2661
```

Note: **DPCM2** is not used.

2669

2663 E.2.6.1 DPCM1 for 12–6–12 Coder

2664 **Xenco(n)** has the following format:

```
2665 Xenco( n ) = "0000 s x"

2666 where,

2667 "0000" is the code word

2668 "s" is the sign bit
```

"x" is the one bit **value** field

```
2670
         The coder equation is described as follows:
2671
                 if (Xdiff(n) \le 0) then
2672
                     sign = 1
2673
                 else
2674
                     sign = 0
                 endif
2675
                 value = abs(Xdiff( n ))
2676
2677
         Note: Zero code has been avoided (0 is sent as -0).
         E.2.6.2
                      DPCM3 for 12-6-12 Coder
2678
2679
         Xenco( n ) has the following format:
2680
                 Xenco( n ) = "0001 \text{ s x}"
2681
                 where,
                     "0001" is the code word
2682
                     "s" is the sign bit
2683
                     "x" is the one bit value field
2684
2685
         The coder equation is described as follows:
2686
                 if (Xdiff(n) < 0) then
2687
                     sign = 1
2688
                 else
2689
                     sign = 0
                 endif
2690
                 value = (abs(Xdiff(n)) - 2) / 4
2691
2692
         E.2.6.3
                      DPCM4 for 12-6-12 Coder
2693
         Xenco( n ) has the following format:
                 Xenco( n ) = "010 s xx"
2694
2695
                 where,
2696
                     "010" is the code word
                     "s" is the sign bit
2697
2698
                     "xx" is the two bit value field
2699
         The coder equation is described as follows:
2700
                 if (Xdiff(n) < 0) then
2701
                     sign = 1
2702
                 else
2703
                     sign = 0
2704
                 endif
                 value = (abs(Xdiff(n)) - 10) / 8
2705
```

```
2706
        E.2.6.4
                      DPCM5 for 12-6-12 Coder
2707
        Xenco( n ) has the following format:
                 Xenco( n ) = "0010 \text{ s x}"
2708
2709
                 where,
2710
                     "0010" is the code word
                     "s" is the sign bit
2711
2712
                     "x" is the one bit value field
        The coder equation is described as follows:
2713
2714
                 if (Xdiff(n) < 0) then
                     sign = 1
2715
2716
                 else
                     sign = 0
2717
2718
                 endif
2719
                 value = (abs(Xdiff(n)) - 42) / 16
2720
        E.2.6.5
                      DPCM6 for 12-6-12 Coder
2721
        Xenco( n ) has the following format:
                 Xenco( n ) = "011 s xx"
2722
2723
                 where,
2724
                     "011" is the code word
                     "s" is the sign bit
2725
2726
                     "xx" is the two bit value field
2727
         The coder equation is described as follows:
                 if (Xdiff(n) < 0) then
2728
2729
                     sign = 1
2730
                 else
2731
                     sign = 0
2732
                 endif
                 value = (abs(Xdiff(n)) - 74) / 32
2733
        E.2.6.6
                      DPCM7 for 12-6-12 Coder
2734
2735
        Xenco( n ) has the following format:
2736
                 Xenco( n ) = "0011 \text{ s x}"
2737
                 where,
2738
                     "0011" is the code word
                     "s" is the sign bit
2739
2740
                     "x" is the one bit value field
```

```
The coder equation is described as follows:
```

```
2742 if (Xdiff( n ) < 0) then
2743 sign = 1
2744 else
2745 sign = 0
2746 endif
2747 value = (abs(Xdiff( n )) - 202) / 64
```

2748 **E.2.6.7 PCM for 12–6–12 Coder**

2749 **Xenco(n)** has the following format:

```
where,

"1" is the code word

the sign bit is not used

"xxxxx" is the five bit value field
```

Xenco(n) = "1 xxxxx"

2755 The coder equation is described as follows:

2756
$$value = Xorig(n) / 128$$

2757 E.3 Decoders

2750

- There are six different decoders available, one for each data compression scheme.
- For all decoders, the formula used for non-predicted pixels (beginning of lines) is different than the formula
- for predicted pixels.

2761 E.3.1 Decoder for 10–8–10 Data Compression

2762 Pixels without prediction are decoded using the following formula:

```
2763 Xdeco(n) = 4 * Xenco(n) + 2
```

2764 Pixels with prediction are decoded using the following formula:

```
2765
                 if (Xenco(\mathbf{n}) & 0xc0 == 0x00) then
                     use DPCM1
2766
2767
                 else if (Xenco(\mathbf{n}) & 0xe0 == 0x40) then
                     use DPCM2
2768
                 else if (Xenco(\mathbf{n}) & 0xe0 == 0x60) then
2769
                     use DPCM3
2770
2771
                 else
                     use PCM
2772
2773
                 endif
2774
```

```
2775
        E.3.1.1
                     DPCM1 for 10-8-10 Decoder
2776
        Xenco( n ) has the following format:
2777
                Xenco( n ) = "00 \text{ s } xxxxx"
2778
                where,
2779
                    "00" is the code word
                    "s" is the sign bit
2780
                    "xxxxx" is the five bit value field
2781
2782
        The decoder equation is described as follows:
                sign = Xenco(n) & 0x20
2783
                value = Xenco(n) & 0x1f
2784
                if (sign > 0) then
2785
                    Xdeco(n) = Xpred(n) - value
2786
2787
2788
                    Xdeco( n ) = Xpred( n ) + value
2789
                endif
2790
        E.3.1.2
                     DPCM2 for 10-8-10 Decoder
2791
        Xenco( n ) has the following format:
                Xenco( n ) = "010 s xxxx"
2792
2793
                where,
2794
                    "010" is the code word
                    "s" is the sign bit
2795
                    "xxxx" is the four bit value field
2796
2797
        The decoder equation is described as follows:
2798
                sign = Xenco(n) & 0x10
2799
                value = 2 * (Xenco(n) & 0xf) + 32
                if (sign > 0) then
2800
                    Xdeco(n) = Xpred(n) - value
2801
2802
                else
2803
                    Xdeco(n) = Xpred(n) + value
2804
                endif
2805
        E.3.1.3
                     DPCM3 for 10-8-10 Decoder
2806
        Xenco( n ) has the following format:
2807
                Xenco( n ) = "011 \text{ s } xxxx"
```

```
2808
                where,
                    "011" is the code word
2809
2810
                    "s" is the sign bit
2811
                    "xxxx" is the four bit value field
2812
        The decoder equation is described as follows:
2813
                sign = Xenco(n) & 0x10
                value = 4 * (Xenco(n) & 0xf) + 64 + 1
2814
                if (sign > 0) then
2815
                    Xdeco(n) = Xpred(n) - value
2816
2817
                    if (Xdeco(n) < 0) then
                        Xdeco(n) = 0
2818
2819
                    endif
2820
                else
                    Xdeco(n) = Xpred(n) + value
2821
                    if (Xdeco(n) > 1023) then
2822
                        Xdeco(n) = 1023
2823
                    endif
2824
                endif
2825
        E.3.1.4
                     PCM for 10-8-10 Decoder
2826
2827
        Xenco( n ) has the following format:
                Xenco( n ) = "1 xxxxxxx"
2828
2829
                where,
                    "1" is the code word
2830
2831
                    the sign bit is not used
                    "xxxxxxx" is the seven bit value field
2832
2833
        The codec equation is described as follows:
                value = 8 * (Xenco(n) & 0x7f)
2834
                if (value > Xpred(n)) then
2835
2836
                    Xdeco(n) = value + 3
2837
                endif
2838
                else
                    Xdeco(n) = value + 4
2839
2840
                endif
        E.3.2
2841
                   Decoder for 10–7–10 Data Compression
2842
        Pixels without prediction are decoded using the following formula:
                Xdeco(n) = 8 * Xenco(n) + 4
2843
```

```
2844
        Pixels with prediction are decoded using the following formula:
2845
                if (Xenco(n) & 0x70 == 0x00) then
2846
                    use DPCM1
2847
                else if (Xenco( n ) & 0x78 == 0x10) then
2848
                    use DPCM2
2849
                else if (Xenco( n ) & 0x78 == 0x18) then
                    use DPCM3
2850
                else if (Xenco(\mathbf{n}) & 0x60 == 0x20) then
2851
                    use DPCM4
2852
2853
                else
                    use PCM
2854
                endif
2855
2856
        E.3.2.1
                     DPCM1 for 10-7-10 Decoder
2857
        Xenco( n ) has the following format:
2858
                Xenco( n ) = "000 \text{ s } xxx"
2859
                where,
2860
                    "000" is the code word
2861
                    "s" is the sign bit
2862
                    "xxx" is the three bit value field
2863
        The codec equation is described as follows:
2864
                sign = Xenco(n) \& 0x8
                value = Xenco(n) & 0x7
2865
                if (sign > 0) then
2866
2867
                    Xdeco( n ) = Xpred( n ) - value
2868
                else
2869
                    Xdeco(n) = Xpred(n) + value
                endif
2870
2871
        E.3.2.2
                     DPCM2 for 10-7-10 Decoder
2872
        Xenco( n ) has the following format:
2873
                Xenco(n) = "0010 s xx"
2874
                where,
2875
                    "0010" is the code word
                    "s" is the sign bit
2876
2877
                    "xx" is the two bit value field
2878
        The codec equation is described as follows:
2879
                sign = Xenco(n) & 0x4
                value = 2 * (Xenco(n) & 0x3) + 8
2880
```

```
2881
                if (sign > 0) then
2882
                    Xdeco(n) = Xpred(n) - value
2883
2884
                    Xdeco(n) = Xpred(n) + value
                endif
2885
2886
        E.3.2.3
                     DPCM3 for 10-7-10 Decoder
2887
        Xenco( n ) has the following format:
                Xenco( n ) = "0011 \text{ s } xx"
2888
2889
                where,
2890
                    "0011" is the code word
2891
                    "s" is the sign bit
2892
                    "xx" is the two bit value field
2893
        The codec equation is described as follows:
2894
                sign = Xenco(n) & 0x4
                value = 4 * (Xenco(n) & 0x3) + 16 + 1
2895
                if (sign > 0) then
2896
                    Xdeco(n) = Xpred(n) - value
2897
                    if (Xdeco(n) < 0) then
2898
2899
                        Xdeco(n) = 0
2900
                    endif
2901
                else
2902
                    Xdeco(n) = Xpred(n) + value
                    if (Xdeco(n) > 1023) then
2903
                        Xdeco(n) = 1023
2904
2905
                    endif
2906
                endif
        E.3.2.4
2907
                     DPCM4 for 10-7-10 Decoder
2908
        Xenco( n ) has the following format:
2909
                Xenco( n ) = "01 \text{ s } xxxx"
2910
                where,
2911
                    "01" is the code word
                    "s" is the sign bit
2912
                    "xxxx" is the four bit value field
2913
2914
        The codec equation is described as follows:
2915
                sign = Xenco(n) & 0x10
2916
                value = 8 * (Xenco(n) & 0xf) + 32 + 3
```

```
2917
                if (sign > 0) then
                    Xdeco(n) = Xpred(n) - value
2918
2919
                    if (Xdeco(n) < 0) then
2920
                        Xdeco(n) = 0
2921
                    endif
2922
                else
2923
                    Xdeco(n) = Xpred(n) + value
                    if (Xdeco(n) > 1023) then
2924
2925
                        Xdeco(n) = 1023
                    endif
2926
2927
                endif
2928
        E.3.2.5
                     PCM for 10-7-10 Decoder
2929
        Xenco( n ) has the following format:
2930
                Xenco( n ) = "1 \times x \times x \times x"
2931
                where,
2932
                    "1" is the code word
2933
                    the sian bit is not used
2934
                    "xxxxxx" is the six bit value field
2935
        The codec equation is described as follows:
2936
                value = 16 * (Xenco(n) & 0x3f)
2937
                if (value > Xpred(n)) then
2938
                    Xdeco(n) = value + 7
2939
                else
                    Xdeco(n) = value + 8
2940
2941
                endif
        E.3.3
2942
                   Decoder for 10-6-10 Data Compression
2943
        Pixels without prediction are decoded using the following formula:
2944
                Xdeco(n) = 16 * Xenco(n) + 8
2945
        Pixels with prediction are decoded using the following formula:
2946
                if (Xenco(n) & 0x3e == 0x00) then
2947
                    use DPCM1
2948
                else if (Xenco(\mathbf{n}) & 0x3e == 0x02) then
                    use DPCM2
2949
2950
                else if (Xenco(\mathbf{n}) & 0x3c == 0x04) then
2951
                    use DPCM3
2952
                else if (Xenco( n ) & 0x38 == 0x08) then
                    use DPCM4
2953
2954
                else if (Xenco(\mathbf{n}) & 0x30 == 0x10) then
                    use DPCM5
2955
2956
                else
                    use PCM
2957
                endif
2958
```

```
2959
        E.3.3.1
                     DPCM1 for 10-6-10 Decoder
2960
        Xenco( n ) has the following format:
2961
                Xenco( n ) = "00000 s"
2962
                where,
2963
                    "00000" is the code word
2964
                    "s" is the sign bit
2965
                    the value field is not used
2966
        The codec equation is described as follows:
2967
                Xdeco(n) = Xpred(n)
2968
        E.3.3.2
                     DPCM2 for 10-6-10 Decoder
2969
        Xenco( n ) has the following format:
2970
                Xenco( n ) = "00001 \text{ s}"
2971
                where,
2972
                    "00001" is the code word
                    "s" is the sign bit
2973
                    the value field is not used
2974
2975
        The codec equation is described as follows:
2976
                sign = Xenco(n) & 0x1
                value = 1
2977
                if (sign > 0) then
2978
                    Xdeco(n) = Xpred(n) - value
2979
2980
                else
                    Xdeco(n) = Xpred(n) + value
2981
2982
                endif
2983
        E.3.3.3
                     DPCM3 for 10-6-10 Decoder
2984
        Xenco( n ) has the following format:
2985
                Xenco( n ) = "0001 s x"
2986
                where,
2987
                    "0001" is the code word
2988
                    "s" is the sign bit
                    "x" is the one bit value field
2989
2990
        The codec equation is described as follows:
2991
                sign = Xenco(n) & 0x2
                value = 4 * (Xenco(n) & 0x1) + 3 + 1
2992
```

```
2993
                if (sign > 0) then
                    Xdeco(n) = Xpred(n) - value
2994
2995
                    if (Xdeco(n) < 0) then
2996
                        Xdeco(n) = 0
2997
                    endif
2998
                else
2999
                    Xdeco(n) = Xpred(n) + value
                    if (Xdeco(n) > 1023) then
3000
3001
                        Xdeco(n) = 1023
                    endif
3002
                endif
3003
3004
        E.3.3.4
                     DPCM4 for 10-6-10 Decoder
3005
        Xenco( n ) has the following format:
                Xenco( n ) = "001 s xx"
3006
3007
                where,
3008
                    "001" is the code word
3009
                    "s" is the sign bit
                    "xx" is the two bit value field
3010
3011
        The codec equation is described as follows:
3012
                sign = Xenco(n) & 0x4
3013
                value = 8 * (Xenco(n) & 0x3) + 11 + 3
3014
                if (sign > 0) then
                    Xdeco(n) = Xpred(n) - value
3015
                    if (Xdeco(n) < 0) then
3016
3017
                        Xdeco(n) = 0
3018
                    endif
3019
                else
3020
                    Xdeco(n) = Xpred(n) + value
                    if (Xdeco(n) > 1023) then
3021
                        Xdeco(n) = 1023
3022
                    endif
3023
                endif
3024
3025
        E.3.3.5
                     DPCM5 for 10-6-10 Decoder
3026
        Xenco( n ) has the following format:
                Xenco( n ) = "01 \text{ s } xxx"
3027
3028
                where,
3029
                    "01" is the code word
                    "s" is the sign bit
3030
3031
                    "xxx" is the three bit value field
```

```
3032
        The codec equation is described as follows:
3033
                sign = Xenco(n) & 0x8
3034
                value = 16 * (Xenco(n) & 0x7) + 43 + 7
3035
                if (sign > 0) then
3036
                    Xdeco(n) = Xpred(n) - value
                    if (Xdeco(n) < 0) then
3037
                        Xdeco(n) = 0
3038
3039
                    endif
3040
                else
                    Xdeco(n) = Xpred(n) + value
3041
                    if (Xdeco(n) > 1023) then
3042
                        Xdeco(n) = 1023
3043
3044
                    endif
                endif
3045
3046
        E.3.3.6
                     PCM for 10-6-10 Decoder
3047
        Xenco( n ) has the following format:
                Xenco( n ) = "1 xxxxx"
3048
3049
                where,
3050
                    "1" is the code word
                    the sign bit is not used
3051
                    "xxxxx" is the five bit value field
3052
3053
        The codec equation is described as follows:
                value = 32 * (Xenco(n) & 0x1f)
3054
3055
                if (value > Xpred( n )) then
                    Xdeco(n) = value + 15
3056
3057
                else
3058
                    Xdeco(n) = value + 16
3059
                endif
3060
        E.3.4
                   Decoder for 12–8–12 Data Compression
3061
        Pixels without prediction are decoded using the following formula:
3062
                Xdeco(n) = 16 * Xenco(n) + 8
3063
        Pixels with prediction are decoded using the following formula:
3064
                if (Xenco(\mathbf{n}) & 0xf0 == 0x00) then
3065
                    use DPCM1
                else if (Xenco( n ) & 0xe0 == 0x60) then
3066
3067
                    use DPCM2
                else if (Xenco( \mathbf{n} ) & 0xe0 == 0x40) then
3068
                    use DPCM3
3069
3070
                else if (Xenco(\mathbf{n}) & 0xe0 == 0x20) then
3071
                    use DPCM4
                else if (Xenco(\mathbf{n}) & 0xf0 == 0x10) then
3072
```

```
3073
                    use DPCM5
3074
                else
                    use PCM
3075
3076
                endif
3077
        E.3.4.1
                     DPCM1 for 12-8-12 Decoder
3078
        Xenco( n ) has the following format:
                Xenco( n ) = "0000 \text{ s } xxx"
3079
3080
                where,
                    "0000" is the code word
3081
                    "s" is the sign bit
3082
3083
                    "xxx" is the three bit value field
3084
        The codec equation is described as follows:
3085
                sign = Xenco(n) & 0x8
                value = Xenco(n) & 0x7
3086
3087
                if (sign > 0) then
                    Xdeco( n ) = Xpred( n ) - value
3088
3089
                else
                    Xdeco(n) = Xpred(n) + value
3090
3091
                endif
3092
        E.3.4.2
                     DPCM2 for 12-8-12 Decoder
3093
        Xenco( n ) has the following format:
                Xenco( n ) = "011 s xxxx"
3094
3095
                where,
3096
                    "011" is the code word
3097
                    "s" is the sign bit
3098
                    "xxxx" is the four bit value field
3099
        The codec equation is described as follows:
3100
                sign = Xenco(n) & 0x10
                value = 2 * (Xenco(n) & 0xf) + 8
3101
                if (sign > 0) then
3102
                    Xdeco(n) = Xpred(n) - value
3103
3104
                else
3105
                    Xdeco(n) = Xpred(n) + value
3106
                endif
```

```
3107
        E.3.4.3
                     DPCM3 for 12-8-12 Decoder
3108
        Xenco( n ) has the following format:
3109
                Xenco( n ) = "010 \text{ s } xxxx"
3110
                where,
                    "010" is the code word
3111
3112
                    "s" is the sign bit
3113
                    "xxxx" is the four bit value field
3114
        The codec equation is described as follows:
                sign = Xenco(n) & 0x10
3115
                value = 4 * (Xenco(n) & 0xf) + 40 + 1
3116
                 if (sign > 0) then
3117
                    Xdeco(n) = Xpred(n) - value
3118
                    if (Xdeco(n) < 0) then
3119
                         Xdeco(n) = 0
3120
3121
                    endif
3122
                else
                    Xdeco(n) = Xpred(n) + value
3123
                    if (Xdeco(\mathbf{n}) > 4095) then
3124
                         Xdeco(n) = 4095
3125
3126
                    endif
                endif
3127
3128
        E.3.4.4
                     DPCM4 for 12-8-12 Decoder
3129
        Xenco( n ) has the following format:
                Xenco( n ) = "001 \text{ s } xxxx"
3130
3131
                where,
3132
                    "001" is the code word
3133
                    "s" is the sign bit
                    "xxxx" is the four bit value field
3134
3135
        The codec equation is described as follows:
3136
                 sign = Xenco(n) & 0x10
                value = 8 * (Xenco(n) & 0xf) + 104 + 3
3137
                if (\mathbf{sign} > 0) then
3138
                    Xdeco(n) = Xpred(n) - value
3139
                    if (Xdeco(n) < 0) then
3140
                         Xdeco(n) = 0
3141
3142
                    endif
                else
3143
3144
                    Xdeco( n ) = Xpred( n ) + value
                    if (Xdeco(n) > 4095)
3145
                         Xdeco(n) = 4095
3146
                    endif
3147
                endif
3148
```

```
3149
        E.3.4.5
                     DPCM5 for 12-8-12 Decoder
3150
        Xenco( n ) has the following format:
3151
                Xenco( n ) = "0001 \text{ s } xxx"
3152
                where,
                    "0001" is the code word
3153
3154
                    "s" is the sign bit
3155
                    "xxx" is the three bit value field
        The codec equation is described as follows:
3156
                sign = Xenco(n) & 0x8
3157
                value = 16 * (Xenco(n) & 0x7) + 232 + 7
3158
                if (sign > 0) then
3159
                    Xdeco(n) = Xpred(n) - value
3160
                    if (Xdeco(n) < 0) then
3161
                        Xdeco(n) = 0
3162
3163
                    endif
3164
                else
                    Xdeco(n) = Xpred(n) + value
3165
                    if (Xdeco(\mathbf{n}) > 4095) then
3166
                        Xdeco(n) = 4095
3167
                    endif
3168
                endif
3169
3170
        E.3.4.6
                     PCM for 12-8-12 Decoder
3171
        Xenco( n ) has the following format:
                Xenco( n ) = "1 xxxxxxx"
3172
3173
                where,
                    "1" is the code word
3174
3175
                    the sign bit is not used
                    "xxxxxxx" is the seven bit value field
3176
3177
        The codec equation is described as follows:
3178
                value = 32 * (Xenco(n) & 0x7f)
3179
                if (value > Xpred( n )) then
                    Xdeco(n) = value + 15
3180
                else
3181
                    Xdeco(n) = value + 16
3182
3183
                endif
        E.3.5
                   Decoder for 12-7-12 Data Compression
3184
3185
        Pixels without prediction are decoded using the following formula:
3186
                Xdeco(n) = 32 * Xenco(n) + 16
```

```
3187
        Pixels with prediction are decoded using the following formula:
3188
                if (Xenco(n) & 0x78 == 0x00) then
                     use DPCM1
3189
3190
                else if (Xenco( n ) & 0x78 == 0x08) then
3191
                     use DPCM2
                else if (Xenco(\mathbf{n}) & 0x78 == 0x10) then
3192
3193
                     use DPCM3
                else if (Xenco( n ) & 0x70 == 0x20) then
3194
                     use DPCM4
3195
                else if (Xenco( n ) & 0x70 == 0x30) then
3196
                     use DPCM5
3197
                else if (Xenco(\mathbf{n}) & 0x78 == 0x18) then
3198
                     use DPCM6
3199
3200
                else
3201
                     use PCM
3202
                endif
3203
        E.3.5.1
                     DPCM1 for 12-7-12 Decoder
3204
        Xenco( n ) has the following format:
                Xenco( n ) = "0000 \text{ s xx}"
3205
3206
                where,
3207
                     "0000" is the code word
3208
                    "s" is the sign bit
                    "xx" is the two bit value field
3209
3210
        The codec equation is described as follows:
                sign = Xenco(n) & 0x4
3211
                value = Xenco(n) & 0x3
3212
                if (\mathbf{sign} > 0) then
3213
                    Xdeco(n) = Xpred(n) - value
3214
3215
                else
3216
                    Xdeco(n) = Xpred(n) + value
                endif
3217
3218
        E.3.5.2
                     DPCM2 for 12-7-12 Decoder
3219
        Xenco( n ) has the following format:
                Xenco( n ) = "0001 \text{ s } xx"
3220
3221
                where,
                     "0001" is the code word
3222
3223
                    "s" is the sign bit
3224
                     "xx" is the two bit value field
```

```
3225
        The codec equation is described as follows:
3226
                sign = Xenco(n) & 0x4
                value = 2 * (Xenco(n) & 0x3) + 4
3227
3228
                if (sign > 0) then
                    Xdeco(n) = Xpred(n) - value
3229
3230
                else
                    Xdeco(n) = Xpred(n) + value
3231
                endif
3232
        E.3.5.3
                     DPCM3 for 12-7-12 Decoder
3233
3234
        Xenco( n ) has the following format:
3235
                Xenco( n ) = "0010 \text{ s xx}"
3236
                where,
3237
                    "0010" is the code word
3238
                    "s" is the sign bit
                    "xx" is the two bit value field
3239
3240
        The codec equation is described as follows:
3241
                sign = Xenco(n) & 0x4
3242
                value = 4 * (Xenco(n) & 0x3) + 12 + 1
                if (sign > 0) then
3243
                    Xdeco(n) = Xpred(n) - value
3244
                    if (Xdeco(n) < 0) then
3245
                        Xdeco(n) = 0
3246
3247
                    endif
3248
                else
                    Xdeco(n) = Xpred(n) + value
3249
                    if (Xdeco(\mathbf{n}) > 4095) then
3250
                        Xdeco(n) = 4095
3251
                    endif
3252
3253
                endif
3254
        E.3.5.4
                     DPCM4 for 12-7-12 Decoder
3255
        Xenco( n ) has the following format:
3256
                Xenco( n ) = "010 \text{ s } xxx"
3257
                where.
3258
                    "010" is the code word
3259
                    "s" is the sign bit
3260
                    "xxx" is the three bit value field
3261
        The codec equation is described as follows:
3262
                sign = Xenco(n) \& 0x8
                value = 8 * (Xenco(n) & 0x7) + 28 + 3
3263
```

```
3264
                if (sign > 0) then
                    Xdeco(n) = Xpred(n) - value
3265
3266
                    if (Xdeco(n) < 0) then
3267
                         Xdeco(n) = 0
                    endif
3268
                else
3269
3270
                    Xdeco(n) = Xpred(n) + value
                    if (Xdeco(\mathbf{n}) > 4095) then
3271
3272
                         Xdeco(n) = 4095
                    endif
3273
3274
                endif
3275
        E.3.5.5
                     DPCM5 for 12-7-12 Decoder
3276
        Xenco( n ) has the following format:
3277
                Xenco( n ) = "011 \text{ s } xxx"
3278
                where,
3279
                    "011" is the code word
3280
                    "s" is the sign bit
                    "xxx" is the three bit value field
3281
3282
        The codec equation is described as follows:
3283
                sign = Xenco(n) & 0x8
                value = 16 * (Xenco(n) & 0x7) + 92 + 7
3284
3285
                if (sign > 0) then
                    Xdeco(n) = Xpred(n) - value
3286
                    if (Xdeco(n) < 0) then
3287
3288
                         Xdeco(n) = 0
                    endif
3289
3290
                else
                    Xdeco(n) = Xpred(n) + value
3291
                    if (Xdeco(\mathbf{n}) > 4095) then
3292
                         Xdeco(n) = 4095
3293
                    endif
3294
                endif
3295
3296
        E.3.5.6
                     DPCM6 for 12-7-12 Decoder
3297
        Xenco( n ) has the following format:
                Xenco( n ) = "0011 \text{ s } xx"
3298
3299
                where,
3300
                    "0011" is the code word
                    "s" is the sign bit
3301
3302
                    "xx" is the two bit value field
```

```
3303
        The codec equation is described as follows:
3304
                sign = Xenco(n) & 0x4
                value = 32 * (Xenco(n) & 0x3) + 220 + 15
3305
3306
                if (sign > 0) then
3307
                    Xdeco(n) = Xpred(n) - value
                    if (Xdeco(n) < 0) then
3308
                        Xdeco(n) = 0
3309
                    endif
3310
3311
                else
                    Xdeco(n) = Xpred(n) + value
3312
                    if (Xdeco(\mathbf{n}) > 4095) then
3313
                        Xdeco(n) = 4095
3314
3315
                    endif
3316
                endif
3317
        E.3.5.7
                     PCM for 12-7-12 Decoder
3318
        Xenco( n ) has the following format:
3319
                Xenco( n ) = "1 xxxxxx"
3320
                where,
                    "1" is the code word
3321
3322
                    the sign bit is not used
3323
                    "xxxxxx" is the six bit value field
3324
        The codec equation is described as follows:
                value = 64 * (Xenco(n) & 0x3f)
3325
3326
                if (value > Xpred( n )) then
                    Xdeco(n) = value + 31
3327
3328
                else
3329
                    Xdeco(n) = value + 32
3330
                endif
3331
        E.3.6
                   Decoder for 12–6–12 Data Compression
3332
        Pixels without prediction are decoded using the following formula:
3333
                Xdeco(n) = 64 * Xenco(n) + 32
3334
        Pixels with prediction are decoded using the following formula:
3335
                if (Xenco(n) & 0x3c == 0x00) then
3336
                    use DPCM1
                else if (Xenco( n ) & 0x3c == 0x04) then
3337
3338
                    use DPCM3
                else if (Xenco( n ) & 0x38 == 0x10) then
3339
                    use DPCM4
3340
3341
                else if (Xenco(\mathbf{n}) & 0x3c == 0x08) then
                    use DPCM5
3342
                else if (Xenco(\mathbf{n}) & 0x38 == 0x18) then
3343
```

```
3344
                    use DPCM6
                else if (Xenco(\mathbf{n}) & 0x3c == 0x0c) then
3345
                    use DPCM7
3346
3347
                else
                    use PCM
3348
3349
                endif
3350
        Note: DPCM2 is not used.
        E.3.6.1
                     DPCM1 for 12-6-12 Decoder
3351
        Xenco( n ) has the following format:
3352
3353
                Xenco( n ) = "0000 s x"
3354
                where,
                    "0000" is the code word
3355
                    "s" is the sign bit
3356
                    "x" is the one bit value field
3357
3358
        The codec equation is described as follows:
3359
                sign = Xenco(n) & 0x2
                value = Xenco(n) & 0x1
3360
3361
                if (sign > 0) then
                    Xdeco(n) = Xpred(n) - value
3362
3363
3364
                    Xdeco(n) = Xpred(n) + value
                endif
3365
3366
        E.3.6.2
                     DPCM3 for 12-6-12 Decoder
3367
        Xenco( n ) has the following format:
                Xenco( n ) = "0001 s x"
3368
3369
                where,
3370
                    "0001" is the code word
                    "s" is the sign bit
3371
3372
                    "x" is the one bit value field
3373
        The codec equation is described as follows:
3374
                sign = Xenco(n) & 0x2
3375
                value = 4 * (Xenco(n) & 0x1) + 2 + 1
                if (sign > 0) then
3376
                    Xdeco(n) = Xpred(n) - value
3377
                    if (Xdeco(n) < 0) then
3378
                        Xdeco(n) = 0
3379
3380
                    endif
3381
                else
                    Xdeco(n) = Xpred(n) + value
3382
```

```
3383
                    if (Xdeco(n) > 4095) then
                        Xdeco(\dot{n}) = 4095
3384
3385
                    endif
                endif
3386
3387
        E.3.6.3
                     DPCM4 for 12-6-12 Decoder
3388
        Xenco( n ) has the following format:
                Xenco( n ) = "010 \text{ s } xx"
3389
3390
                where,
3391
                    "010" is the code word
                    "s" is the sign bit
3392
3393
                    "xx" is the two bit value field
3394
        The codec equation is described as follows:
3395
                sign = Xenco(n) & 0x4
                value = 8 * (Xenco(n) & 0x3) + 10 + 3
3396
                if (sign > 0) then
3397
                    Xdeco(n) = Xpred(n) - value
3398
                    if (Xdeco(n) < 0) then
3399
                        Xdeco(n) = 0
3400
3401
                    endif
3402
                else
                    Xdeco(n) = Xpred(n) + value
3403
                    if (Xdeco(\mathbf{n}) > 4095) then
3404
                        Xdeco(n) = 4095
3405
3406
                    endif
3407
                endif
3408
        E.3.6.4
                     DPCM5 for 12-6-12 Decoder
3409
        Xenco( n ) has the following format:
                Xenco( n ) = "0010 s x"
3410
3411
                where,
3412
                    "0010" is the code word
3413
                    "s" is the sign bit
                    "x" is the one bit value field
3414
3415
        The codec equation is described as follows:
3416
                sign = Xenco(n) & 0x2
                value = 16 * (Xenco(n) & 0x1) + 42 + 7
3417
3418
                if (sign > 0) then
                    Xdeco(n) = Xpred(n) - value
3419
                    if (Xdeco(n) < 0) then
3420
                        Xdeco(n) = 0
3421
3422
                    endif
```

```
3423
                else
                    Xdeco(n) = Xpred(n) + value
3424
3425
                    if (Xdeco(\mathbf{n}) > 4095) then
3426
                        Xdeco(n) = 4095
                    endif
3427
3428
                endif
        E.3.6.5
3429
                     DPCM6 for 12-6-12 Decoder
3430
        Xenco( n ) has the following format:
3431
                Xenco( n ) = "011 s xx"
3432
                where,
3433
                    "011" is the code word
3434
                    "s" is the sign bit
                    "xx" is the two bit value field
3435
3436
        The codec equation is described as follows:
3437
                sign = Xenco(n) & 0x4
                value = 32 * (Xenco(n) & 0x3) + 74 + 15
3438
                if (sign > 0) then
3439
                    Xdeco(n) = Xpred(n) - value
3440
                    if (Xdeco(n) < 0) then
3441
3442
                        Xdeco(n) = 0
                    endif
3443
3444
                else
3445
                    Xdeco(n) = Xpred(n) + value
                    if (Xdeco(n) > 4095) then
3446
3447
                        Xdeco(n) = 4095
                    endif
3448
                endif
3449
        E.3.6.6
3450
                     DPCM7 for 12-6-12 Decoder
3451
        Xenco( n ) has the following format:
3452
                Xenco( n ) = "0011 \text{ s x}"
3453
                where,
3454
                    "0011" is the code word
                    "s" is the sign bit
3455
                    "x" is the one bit value field
3456
3457
        The codec equation is described as follows:
3458
                sign = Xenco(n) & 0x2
3459
                value = 64 * (Xenco(n) & 0x1) + 202 + 31
                if (sign > 0) then
3460
                    Xdeco(n) = Xpred(n) - value
3461
                    if (Xdeco(n) < 0) then
3462
```

```
3463
                         Xdeco(n) = 0
3464
                     endif
3465
                else
3466
                     Xdeco(n) = Xpred(n) + value
                     if (Xdeco(n) > 4095) then
3467
3468
                         Xdeco(n) = 4095
3469
                     endif
3470
                endif
3471
        E.3.6.7
                      PCM for 12-6-12 Decoder
3472
        Xenco( n ) has the following format:
                Xenco( n ) = "1 xxxxx"
3473
3474
                where,
3475
                     "1" is the code word
3476
                     the sign bit is not used
                     "xxxxx" is the five bit value field
3477
3478
        The codec equation is described as follows:
                value = 128 * (Xenco(n) & 0x1f) if (value > Xpred(n)) then
3479
3480
3481
                     Xdeco(n) = value + 63
3482
                else
3483
                     Xdeco(n) = value + 64
3484
                endif
```

3485

3507

Annex F JPEG Interleaving (informative)

- This annex illustrates how the standard features of the CSI-2 protocol should be used to interleave (multiplex) JPEG image data with other types of image data, e.g. RGB565 or YUV422, without requiring a custom JPEG format such as JPEG8.
- The Virtual Channel Identifier and Data Type value in the CSI-2 Packet Header provide simple methods of interleaving multiple data streams or image data types at the packet level. Interleaving at the packet level minimizes the amount of buffering required in the system.
- The Data Type value in the CSI-2 Packet Header should be used to multiplex different image data types at the CSI-2 transmitter and de-multiplex the data types at the CSI-2 receiver.
- The Virtual Channel Identifier in the CSI-2 Packet Header should be used to multiplex different data streams (channels) at the CSI-2 transmitter and de-multiplex the streams at the CSI-2 receiver.
- The main difference between the two interleaving methods is that images with different Data Type values within the same Virtual Channel use the same frame and line synchronization information, whereas multiple Virtual Channels (data streams) each have their own independent frame and line synchronization information and thus potentially each channel may have different frame rates.
- Since the predefined Data Type values represent only YUV, RGB and RAW data types, one of the User Defined Data Type values should be used to represent JPEG image data.
- Figure 144 illustrates interleaving JPEG image data with YUV422 image data using Data Type values.
- Figure 145 illustrates interleaving JPEG image data with YUV422 image data using both Data Type values and Virtual Channel Identifiers.




Figure 144 Data Type Interleaving: Concurrent JPEG and YUV Image Data




Figure 145 Virtual Channel Interleaving: Concurrent JPEG and YUV Image Data

- Both Figure 144 and Figure 145 can be similarly extended to the interleaving of JPEG image data with any other type of image data, e.g. RGB565.
- Figure 146 illustrates the use of Virtual Channels to support three different JPEG interleaving usage cases:
- Concurrent JPEG and YUV422 image data.

35083509

3510

3511

3514

- Alternating JPEG and YUV422 output one frame JPEG, then one frame YUV
- Streaming YUV22 with occasional JPEG for still capture
- 3516 Again, these examples could also represent interleaving JPEG data with any other image data type.

3519




Figure 146 Example JPEG and YUV Interleaving Use Cases