

Errata 01 for MIPI DSI-2SM Specification (Display Serial Interface 2) Specification Version 1.1

Specification Dated 16 December 2017

Specification MIPI Board Adopted 02 May 2018

Errata 01 Dated 25 July 2018

Errata MIPI Board Approved 04 October 2018

* IMPORTANT NOTE TO IMPLEMENTERS *

- The issue(s) listed in this Errata document will be corrected in the next edition of this MIPI Specification.
- Implementations should observe all Corrections listed here.
- The location of each Correction is also marked in the attached copy of the MIPI Specification. To reduce the
 risk of incorrect implementations, we suggest you consider discarding any previous copies of this MIPI
 Specification not so marked.
- This MIPI Specification as modified by the corrections listed in this Errata document is also a MIPI Specification, as the MIPI Bylaws defines the term.
- MIPI member companies' rights and obligations apply to the modified MIPI Specification as defined in the MIPI Membership Agreement and MIPI Bylaws.

Item	Spec Page Number	PDF Page Number	Correction
1	69	85	Editorial or Technical: Editorial
			Location: Line 1229, Figure 42, Both occurrences of field "Data1"
			Correction: Change both occurrences of field label "Data1[7:4]" to "Data1[7:0]".
			Reason: Correct a mechanical production error with Figure 42 introduced in DSI-2 v1.1.
			Technical Impact: None, only conforms Figure 42 to the specification text.



Specification for Display Serial Interface 2 (DSI-2SM)

Version 1.1
16 December 2017
MIPI Board Adopted 02 May 2018

This document is a MIPI Specification. MIPI member companies' rights and obligations apply to this Specification as defined in the MIPI Membership Agreement and MIPI Bylaws.

Further technical changes to this document are expected as work continues in the Display Working Group.

NOTICE OF DISCLAIMER

The material contained herein is provided on an "AS IS" basis. To the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI Alliance Inc. ("MIPI") hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence. ALSO, THERE IS NO WARRANTY OR CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL.

IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI. Any license to use this material is granted separately from this document. This material is protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, service marks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance Inc. and cannot be used without its express prior written permission. The use or implementation of this material may involve or require the use of intellectual property rights ("IPR") including (but not limited to) patents, patent applications, or copyrights owned by one or more parties, whether or not members of MIPI. MIPI does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents of this material or otherwise.

Without limiting the generality of the disclaimers stated above, users of this material are further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the contents of this material; (b) does not monitor or enforce compliance with the contents of this material; and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance with MIPI specifications or related material.

Questions pertaining to this material, or the terms or conditions of its provision, should be addressed to:

MIPI Alliance, Inc. c/o IEEE-ISTO 445 Hoes Lane, Piscataway New Jersey 08854, United States

Attn: Managing Director

ii

Contents

C	ontent	s	iii
F	igures		ix
T	ables		xii
R	elease	History	xiii
1		oduction	
	1.1	Scope	
	1.2	Purpose	
2	Ter	minology (Informative)	2
	2.1	Use of Special Terms	
	2.2	Number Radix	
	2.3	Definitions	2
	2.4	Abbreviations	4
	2.5	Acronyms	4
3	Ref	erences	7
	3.1	Display Bus Interface Standard for Parallel Signaling (DBI-2)	8
	3.2	Display Pixel Interface Standard for Parallel Signaling (DPI-2)	8
	3.3	MIPI Alliance Specification for Display Command Set (DCS)	8
	3.4	(Blank Section)	9
	3.5	Physical Layer Definition for DSI	9
	3.5.1		
	3.5.2		
	3.6	MIPI Alliance Specification for Stereoscopic Display Formats (SDF)	
4		-2 Introduction	
	4.1	DSI Layer Definitions	
	4.2	Command and Video Modes	
	4.2.1		
	4.2.3	·	
_			
5		PSI Physical Layer	16
	5.1	DSI Physical Layer for D Option	
	5.1.1 5.1.2		
	5.1.3		
	5.1.4		
	5.1.5		
	5.1.6		
	5.1.7	D-PHY System Power-Up and Initialization	19

	5.2	DSI Physical Layer for C Option	21
	5.2.1	C-PHY Data Flow Control	21
	5.2.2	C-PHY Bidirectionality and Low Power Signaling Policy	21
	5.2.3	C-PHY Command Mode Interfaces	22
	5.2.4	C-PHY Video Mode Interfaces	22
	5.2.5	C-PHY Bidirectional Control Mechanism	22
	5.2.6	C-PHY Clock Management	22
	5.2.7		
	5.3	Allowed Physical Layers in DSI-2	25
6	Mul	ti-Lane Distribution and Merging	26
	6.1	Multi-Lane Interoperability	26
	6.1.1	D Option: Multi-Lane Distribution and Merging	26
	6.1.2	C Option: Multi-Lane Distribution and Merging	30
	6.2	Multi-DSI Receiver Configuration with DSI Sub-Links	35
	6.2.1	Architecture for a Multi-DSI Receiver Configuration	35
	6.2.2	Lane Mapping for a Multi-DSI Receiver Configuration	40
	6.2.3	Video Mode Lane Timing for a DSI Sub-Link	44
7	Lov	v-Level Protocol Errors and Contention	46
	7.1	Low-Level Protocol Errors	46
	7.1.1	SoT Error	47
	7.1.2	SoT Sync Error	47
	7.1.3	EoT Sync Error	47
	7.1.4	Escape Mode Entry Command Error	48
	7.1.5	LP Transmission Sync Error	48
	7.1.6	False Control Error	49
	7.2	Contention Detection and Recovery	50
	7.2.1	Contention Detection in LP Mode	50
	7.2.2		
	7.3	Additional Timers	
	7.3.1		
	7.3.2	· · · · · · · · · · · · · · · · · · ·	
	7.3.3	1	
	7.4	Acknowledge and Error Reporting Mechanism	55
8	DSI	Protocol	56
	8.1	Multiple Packets per Transmission	56
	8.1.1	D Option: Multiple Packets per Transmission	56
	8.1.2	· · · · · · · · · · · · · · · · · · ·	
	8.2	Packet Composition	
	8.2.1	1	
	8.2.2	1	
	8.3	Endian Policy	60
	8.3.1	-1	
	8.3.2	C Option: Endian Policy	60

8.4	General Packet Structure	.62
8.4.	D Option: General Packet Structure	62
8.4.	2 C Option: General Packet Structure	64
8.5	Common Packet Elements	.73
8.5.	1 Data Identifier Byte	73
8.5.	2 Error Correction Code	73
8.5.	3 C Option: Packet Header Checksum	74
8.5.	4 C Option: SSDC	74
8.5.	5 C Option: SSS	74
8.6	Interleaved Data Streams	.75
8.6.	1 Interleaved Data Streams and Bidirectionality	75
8.7	Processor to Peripheral Direction (Processor-Sourced) Packet Data Types	.76
8.7.	Processor-sourced Data Type Summary	76
8.7.	·	
8.8	Processor-to-Peripheral Transactions – Detailed Format Description	.79
8.8.	Sync Event (H Start, H End, V Start, V End), Data Type = XX 0001 (0xX1)	79
8.8.		
8.8.		
8.8.		
8.8.	5 Shutdown Peripheral Command, Data Type = 10 0010 (0x22)	82
8.8.	Turn On Peripheral Command, Data Type = 11 0010 (0x32)	82
8.8.	Generic Short WRITE Packet with 0, 1, or 2 Parameters,	
	Data Types = 00 0011 (0x03), 01 0011 (0x13), 10 0011 (0x23), Respectively	82
8.8.	8 Generic READ Request with 0, 1, or 2 Parameters,	
	Data Types = $00\ 0100\ (0x04)$, $01\ 0100\ (0x14)$, $10\ 0100(0x24)$, Respectively	82
8.8.		
8.8.	, , , , , , , , , , , , , , , , , , , ,	
8.8.	11 Null Packet (Long), Data Type = 00 1001 (0x09)	83
8.8.	6 (
8.8.		
8.8.	7	
8.8.	Packed Pixel Stream, 24-bit YCbCr 4:2:2 Format, Data Type = 01 1100 (0x1C)	85
8.8.	•••	
8.8.		
8.8.	, , , , , , , , , , , , , , , , , , , ,	
8.8.		
8.8.	, , , , , , , , , , , , , , , , , , , ,	
8.8.		
8.8.		
8.8.		
8.8.		
8.8.	•	
8.8.		
8.8.	27 Execute Queue (0x16)	97

	8.8.28	DO NOT USE and Reserved Data Types	97
	8.8.29	Scrambling Mode Command (0x27)	98
	8.9 P	eripheral-to-Processor (Reverse Direction) LP Transmissions	99
	8.9.1	Packet Structure for Peripheral-to-Processor LP Transmissions	99
	8.9.2	System Requirements for ECC and Checksum and Packet Format	100
	8.9.3	Appropriate Responses to Commands and ACK Requests	101
	8.9.4	Format of Acknowledge and Error Report and Read Response Data Types	102
	8.9.5	Error Reporting Format	
	8.10 P	eripheral-to-Processor Transactions – Detailed Format Description	106
	8.10.1	Acknowledge and Error Report, Data Type 00 0010 (0x02)	107
	8.10.2	Generic Short Read Response, 1 or 2 Bytes, Data Types = 01 0001 or 01 0010, Respectively	107
	8.10.3	Generic Long Read Response with Optional Payload Checksum, Data Type = 01 1010 (0x1A)	107
	8.10.4	DCS Long Read Response with Optional Payload Checksum, Data Type 01 1100 (0x1C)	108
	8.10.5	DCS Short Read Response, 1 or 2 Bytes, Data Types = 10 0001 or 10 0010, Respecti	vely 108
	8.10.6	Multiple Transmissions and Error Reporting	
	8.10.7	Clearing Error Bits	108
	8.11 V	ideo Mode Interface Timing	109
	8.11.1	Transmission Packet Sequences	109
	8.11.2	Non-Burst Mode with Sync Pulses	
	8.11.3	Non-Burst Mode with Sync Events	
	8.11.4	Burst Mode	
	8.11.5	Parameters	
		E Signaling in DSI	
	8.13 D	SI with Display Stream Compression	
	8.13.1	Compression Transport Requirements	
	8.13.2	Transport Buffer Model (Informative)	
	8.13.3	Compression with Video Modes	
	8.13.4	Compression-Related Parameters	
	8.13.5	Display Stream Compression with Command Mode	
		ata Scrambling	
9	Error	-Correcting Code (ECC), Payload Checksum, and Packet Header Checksum	m123
	9.1 P	acket Header Error Detection/Correction	123
	9.1.1	D Option: Packet Header Error Detection/Correction	123
	9.1.2	C Option: Escape Mode Packet Header Error Detection/Correction	123
	9.1.3	C Option: High Speed Mode Packet Header Error Detection/Correction	124
	9.2 H	Tamming Code Theory	126
	9.3 H	lamming-Modified Code Applied to DSI Packet Headers	127
	9.4 E	CC Generation on the Transmitter	131
	9.5 A	pplying ECC on the Receiver	132
		ayload Checksum Generation for Long Packet Payloads	
		Checksum Generation for Reconstructed Image Test Mode	

10 Cor	npliance, Interoperability, and Optional Capabilities	135
10.1	Display Resolutions	
10.2	Pixel Formats	137
10.2	1 Video Mode	137
10.2	2 Command Mode	137
10.3	Number of Lanes	137
10.4	Maximum Lane Frequency	137
10.5	Bidirectional Communication	137
10.6	ECC and Checksum Capabilities	138
10.6	1 D Option: ECC and Checksum Capabilities	138
10.6	2 C Option: SSDC, ECC, and Checksum Capabilities	138
10.7	Display Architecture	138
10.8	Multiple Peripheral Support	138
10.9	EoTp Support and Interoperability	139
Annex A	Contention Detection and Recovery Mechanisms (Informative)	140
PHY	Detected Contention	140
Proto	ocol Response to PHY Detected Faults	141
Annex I		
B.1	Payload Checksum Generation Example	
B.2	C-PHY Packet Header Checksum Example	
Anney (C Interlaced Video Transmission Sourcing	
Annex I	T W T	
D.1	Profile Normative Requirements	
D.1.		
D.1.		
D.1.3 D.1.4		
D.1.4 D.1.4		
D.1.	-	
	Implementation Guidelines (Informative)	
D.2.	•	
D.2.		
Annex I		•
. IIIICA I	(Informative)	150
A		
Annex I	Continuous Clock Mode Support With C-PHY	160

Annex	G VESA VDC-M Codec Transport	161
G.1	Transport Method	161
G.2	Horizontal Slice Size	161
G.3	Vertical Slice Size	161
G.4	Transport Order	162
G.4	.1 Chunk Size	162
G.4	.2 Chunk Transmission Order: One Slice Horizontally	162
G.4	.3 Chunk Transmission Order: Two Slices Horizontally	163
G.4	.4 Chunk Transmission Order: Four Slices Horizontally	164
G.5	Picture Parameter Rules	165
G.6	Picture Quality Guidelines	168
G.7	Setting or Changing the Picture Parameter Set	168

Figures

Figure 1 DSI Transmitter and Receiver Interface (D Option)	11
Figure 2 DSI Transmitter and Receiver Interface (C Option)	
Figure 3 DSI-2 Layers	
Figure 4 Basic HS Transmission Structure	16
Figure 5 Peripheral Power-Up Sequencing Example	
Figure 6 Peripheral Power-Up Sequencing Example (C-PHY)	
Figure 7 Lane Distributor Conceptual Overview	
Figure 8 Lane Merger Conceptual Overview	27
Figure 9 Four-Lane Transmitter with Two-Lane Receiver Example	28
Figure 10 Two Lane HS Transmission Example	29
Figure 11 Three Lane HS Transmission Example	29
Figure 12 Lane Distributor Conceptual Overview (C-PHY)	30
Figure 13 Lane Merger Conceptual Overview (C-PHY)	31
Figure 14 Four-Lane Transmitter with Two-Lane Receiver Example (C-PHY)	32
Figure 15 One Lane HS Transmission Example (C-PHY)	33
Figure 16 Two Lane HS Transmission Example (C-PHY)	33
Figure 17 Three Lane HS Transmission Example (C-PHY)	34
Figure 18 Image Rendered by a Panel Transported by Two DSI Sub-Links	35
Figure 19 Example of Two DSI Receivers Connected by One-DSI Lane Sub-Links	36
Figure 20 Example of Three DSI Receivers Connected by One-DSI Lane Sub-Links	37
Figure 21 Example of Two DSI Receivers Connected by Two-DSI Lane Sub-Links	38
Figure 22 Example of Four DSI Receivers Connected by Sub-Links of One DSI Lane Each	39
Figure 23 Conceptual Streams with a Two Sub-Link Distributor	40
Figure 24 Conceptual Streams with a Four Sub-Link Distributor	41
Figure 25 Conceptual Streams with a Two Sub-Link Distributor for C-PHY	42
Figure 26 Conceptual Streams with a Four Sub-Link Distributor with C-PHY	43
Figure 27 Example of Defined Lane Skew for a Two Sub-Link Configuration	44
Figure 28 Example Coordinates for Memory Updates Over Two DSI Sub-Links	45
Figure 29 HS Transmission Examples with EoTp disabled	57
Figure 30 HS Transmission Examples with EoTp enabled	57
Figure 31 HS Transmission Examples (C-PHY)	58
Figure 32 Endian Example (Long Packet)	60
Figure 33 Endian Example of Long Packet Transfer (C-PHY)	60
Figure 34 Endian Example of Long Packet Transfer with Filler Byte (C-PHY)	61
Figure 35 Long Packet Structure	62
Figure 36 Short Packet Structure	63
Figure 37 C-PHY Long Packet Structure after an SOT	65
Figure 38 C-PHY Long Packet Structure after an HS Packet	66
Figure 39 Long Packet Format in High Speed Mode (C-PHY)	67

Figure 40 (Informative) Distribution Example of a Long Packet for 2-Lane (C-PHY)	67
Figure 41 (Informative) Distribution Example of a Long Packet for 4-Lane (C-PHY)	68
Figure 42 C-PHY Short Packet Structure After an SOT	69
Figure 43 C-PHY Short Packet Structure after an HS Packet	70
Figure 44 Short Packet Format in High Speed Mode (C-PHY)	70
Figure 45 Long Packet Structure in Escape Mode (C-PHY)	71
Figure 46 Short Packet Structure in Escape Mode (C-PHY)	72
Figure 47 Data Identifier Byte	
Figure 48 Interleaved Data Stream Example with EoTp Disabled	75
Figure 49 Logical Channel Block Diagram (Receiver Case)	75
Figure 50 Frame Synchronized Transaction Timing and State Diagram	78
Figure 51 20-bit per Pixel – YCbCr 4:2:2 Format, Long Packet	84
Figure 52 24-bit per Pixel – YCbCr 4:2:2 Format, Long Packet	85
Figure 53 16-bit per Pixel – YCbCr 4:2:2 Format, Long Packet	86
Figure 54 30-bit per Pixel (Packed) – RGB Color Format, Long Packet	87
Figure 55 36-bit per Pixel (Packed) – RGB Color Format, Long Packet	88
Figure 56 12-bit per Pixel – YCbCr 4:2:0 Format (Odd Line), Long Packet	89
Figure 57 12-bit per Pixel – YCbCr 4:2:0 Format (Even Line), Long Packet	89
Figure 58 16-bit per Pixel – RGB Color Format, Long Packet	90
Figure 59 18-bit per Pixel (Packed) – RGB Color Format, Long Packet	91
Figure 60 18-bit per Pixel (Loosely Packed) – RGB Color Format, Long Packet	92
Figure 61 24-bit per Pixel – RGB Color Format, Long Packet	93
Figure 62 Compressed Pixel Stream Format, Long Packet	94
Figure 63 One Line Containing One Packet with Data from One or More Compressed Slices	94
Figure 64 One Line Containing More than One Compressed Pixel Stream Packet	95
Figure 65 Video Mode Interface Timing Legend	110
Figure 66 Video Mode Interface Timing: Non-Burst Transmission with Sync Start and End	111
Figure 67 Video Mode Interface Timing: Non-burst Transmission with Sync Events	112
Figure 68 Video Mode Interface Timing: Burst Transmission.	113
Figure 69 PRBS LFSR Serial Implementation Example	
Figure 70 Packet Header Bitwise Stream Input to CRC Shift Register Example	124
Figure 71 Packet Header with Checksum	125
Figure~72~(Informative)~Flip~Bits~of~the~7-Symbol~of~Each~Word~of~a~Packet~Header~Example~	125
Figure 73 24-bit ECC Generation on TX side	131
Figure 74 24-bit ECC on RX Side Including Error Correction	132
Figure 75 Payload Checksum Transmission.	133
Figure 76 16-bit CRC Generation Using a Shift Register	133
Figure 77 CRC-16 Calculates Image-Based Checksum Options	
(A: Inverse Color Transformed Space, B: In Panel Pixels)	134
Figure 78 LP High ←→ LP Low Contention Case 1	142
Figure 79 LP High ←→ LP Low Contention Case 2	144
Figure 80 LP High ← → LP Low Contention Case 3	145

Version 1.1 16-Dec-2017

Figure 81 Video Mode Interface Timing:

Non-Burst Transmission with Sync Start and End (Interlaced Video)	152
Figure 82 Video Mode Interface Timing: Non-Burst Transmission with Sync Events (Interlaced V	ideo).153
Figure 83 PPS Update by Setting the Compression Mode Short Packet	157
Figure 84 Example of Continuous Clock Behavior in 1-Lane Configuration	160
Figure 85 Example of Continuous Clock Behavior in 3-Lane Configuration	160
Figure 86 Chunk Transmission Order with One Horizontal Slice	162
Figure 87 Chunk Transmission Order with Two Horizontal Slices	163
Figure 88 Chunk Transmission Order with Four Horizontal Slices	164
Figure 89 PPS Update by Sending a Compression Mode Short Packet	168

Tables

Table 1 Sequence of Events to Resolve SoT Error (HS RX Side)	47
Table 2 Sequence of Events to Resolve SoT Sync Error (HS RX Side)	47
Table 3 Sequence of Events to Resolve EoT Sync Error (HS RX Side)	
Table 4 Sequence of Events to Resolve Escape Mode Entry Command Error (RX Side)	48
Table 5 Sequence of Events to Resolve LP Transmission Sync Error (RX Side)	
Table 6 Sequence of Events to Resolve False Control Error (RX Side)	49
Table 7 Low-Level Protocol Error Detection and Reporting	49
Table 8 Required Timers and Timeout Summary	50
Table 9 Sequence of Events for HS RX Timeout (Peripheral initially HS RX)	51
Table 10 Sequence of Events for HS TX Timeout (Host Processor initially HS TX)	51
Table 11 Sequence of Events for LP TX-Peripheral Timeout (Peripheral initially LP TX)	52
Table 12 Sequence of Events for Host Processor Wait Timeout (Peripheral initially TX)	52
Table 13 Sequence of Events for BTA Acknowledge Timeout (Peripheral initially TX)	53
Table 14 Sequence of Events for BTA Acknowledge Timeout (Host Processor Initially TX)	53
Table 15 Sequence of Events for Peripheral Reset Timeout	54
Table 16 Data Types for Processor-Sourced Packets	76
Table 17 Context Definitions for Vertical Sync Start Event Data 0 Payload	80
Table 18 3D Control Payload in Vertical Sync Start Event Data 1 Payload	80
Table 19 EoT Support for Host and Peripheral	81
Table 20 Compression Mode Parameters1	96
Table 21 Scrambling Mode Parameters	98
Table 22 Error Report Bit Definitions	103
Table 23 Data Types for Peripheral-Sourced Packets	106
Table 24 Required Peripheral Timing Parameters	114
Table 25 Required Peripheral Parameters for Compression	117
Table 26 Fields That are Not Scrambled	118
Table 27 Example of the PRBS Bit-at-a-Time Shift Sequence	120
Table 28 Example PRBS Implementation Showing Scrambling Data Byte Sequence	121
Table 29 Example of Packet Header, Long Packet Data, and Scrambled Data Sequence (D Option)	121
$ Table\ 30\ Example\ of\ Packet\ Header,\ Long\ Packet\ Data,\ and\ Scrambled\ Data\ Sequence\ (C\ Option)\$	122
Table 31 ECC Syndrome Association Matrix	127
Table 32 ECC Parity Generation Rules	128
Table 33 Display Resolutions	136
Table 34 LP High ←→ LP Low Contention Case 1	141
Table 35 LP High $\leftarrow \rightarrow$ LP Low Contention Case 2	143
Table 36 LP High ←→ LP Low Contention Case 3	145
Table 37 DSC Required Parameters	155
Table 38 Summary of Differences in DSI-2 Support with D-PHY and C-PHY	159
Table 30 Decoder Profiles – PPS Parameters	165

Release History

Date	Release	Description
2016-01-14	v1.0	Initial MIPI Alliance Board-adopted release.
2018-05-02	v1.1	Board-adopted release.

Specification for DSI-2 Version 1.1
16-Dec-2017

This page intentionally left blank.

Version 1.1 Specification for DSI-2

16-Dec-2017

1 Introduction

- The Display Serial Interface Specification defines protocols between a host processor and peripheral devices
- that adhere to MIPI Alliance Specifications for mobile device interfaces. The DSI Specification builds on
- existing specifications by adopting pixel formats and command set defined in [MIPI02], [MIPI03], and
- 4 [MIPI01].

1.1 Scope

- 5 Interface protocols as well as a description of signal timing relationships are within the scope of this
- 6 document.
- 7 Electrical specifications and physical specifications are out of scope for this document. In addition, legacy
- 8 interfaces such as DPI-2 and DBI-2 are also out of scope for this document. Furthermore, device usage of
- 9 auxiliary buses such as I²C or SPI, while not precluded by this Specification, are also not within its scope.

1.2 Purpose

- The Display Serial Interface Specification defines a high-speed serial interface between a peripheral, such as
- an active-matrix display module, and a host processor in a mobile device. By standardizing this interface,
- components may be developed that provide higher performance, lower power, less EMI and fewer pins than
- current devices, while maintaining compatibility across products from multiple vendors.

Specification for DSI-2 Version 1.1

16-Dec-2017

2 Terminology (Informative)

2.1 Use of Special Terms

- The MIPI Alliance has adopted Section 13.1 of the *IEEE Standards Style Manual*, which dictates use of the words "shall", "should", "may", and "can" in the development of documentation, as follows:
- The word *shall* is used to indicate mandatory requirements strictly to be followed in order to conform to the standard and from which no deviation is permitted (*shall* equals *is required to*).
- The use of the word *must* is deprecated and shall not be used when stating mandatory requirements; must is
- used only to describe unavoidable situations.
- The use of the word will is deprecated and shall not be used when stating mandatory requirements; will is
- only used in statements of fact.
- The word *should* is used to indicate that among several possibilities one is recommended as particularly
- suitable, without mentioning or excluding others; or that a certain course of action is preferred but not
- necessarily required; or that (in the negative form) a certain course of action is deprecated but not prohibited
- 25 (should equals is recommended that).
- The word may is used to indicate a course of action permissible within the limits of the standard (may equals
- is permitted).
- The word can is used for statements of possibility and capability, whether material, physical, or causal (can
- equals is able to).
- All Sections are normative, unless they are explicitly indicated to be informative.

2.2 Number Radix

Numbers are decimal unless otherwise indicated. Hexadecimal numbers have a "0x" prefix. Binary numbers are prefixed by "0b".

2.3 Definitions

- Bitstream: The sequence of data bytes resulting from the coding of image data. The bit stream does not
- contain a header or syntax markers.
- 35 **Block:** The fundamental coding unit for a block-scan codec with a dimension of m x n pixels, m is the
- 36 horizontal block size in pixels and n is vertical block size in pixels.
- Block Time: The amount of time or number of clock cycles associated with encoding or decoding a single
- 38 block.
- Blockline: The set of all raster scanlines which intersect a given block.
- Block-Scan Codec: A codec that encodes discrete blocks of pixels more than one line high into a bitstream
- or decodes a bitstream into the same number of coded blocks.
- 42 **C Option:** The implementation of DSI-2 using C-PHY as the physical layer.
- Chunk: The amount of compressed data in a slice divided by the number of lines in that slice.
- Codestream: A sequence of data bytes composed of a Bitstream and any header and syntax markers
- necessary for decoding. The Codestream boundary usually coincides with a frame boundary, but does not
- 46 need to do so.
- 47 **Command Queue:** A queue that contains one or more Frame Synchronized Commands in each display driver
- in common within a display module.
- **D Option:** The implementation of DSI-2 using D-PHY as the physical layer.

Version 1.1 Specification for DSI-2

16-Dec-2017

Filler Byte: A byte to be appended at the end of a Packet if the Packet consists an odd number of bytes and

- is transmitted in HS mode. A Filler Byte has a value of 0, and is used to convert a lone byte at the end of a
- Packet transmitted in HS mode to a 16-bit word.
- Forward Direction: The signal direction is defined relative to the direction of the high-speed serial clock.
- Transmission from the side sending the clock to the side receiving the clock is the Forward Direction.
- Frame-Based: The data transfer mode that sends an entire left or right view followed by the corresponding
- right or left view, respectively.
- Frame Synchronized Command: A command, data type transaction, or register write that is synchronized
- across multiple DSI Link instantiations that connect to different display drivers contained in one display
- 59 module.
- Half Duplex: Bidirectional data Transmission over a Lane, allowing both Transmission and reception but
- only in one direction at a time.
- 62 HS Transmission: Sending one or more Packets in the Forward Direction in HS Mode. An HS Transmission
- is delimited before and after Packet Transmission by LP-111 states.
- **Host Processor:** Hardware and software that provides the core functionality of a mobile device.
- Landscape/Portrait Orientation: The orientation in which the display is viewed by a user.
- Lane: Consists of two complementary Lane Modules communicating via two-line, point-to-point Lane
- 67 Interconnects. A Lane can be used for either Data or Clock signal Transmission.
- Lane Interconnect: Two-line, point-to-point interconnect used for both differential high-speed signaling
- and low-power, single-ended signaling.
- Lane Module: Module at each side of the Lane for driving and/or receiving signals on the Lane.
- Line-Based: The data transfer mode that sends an entire left or right line followed by the corresponding right
- or left line, respectively.
- Link: A connection between two devices containing at least one Data Lane. A Link consists of two PHYs
- and one Lane Interconnects.
- 75 LP Transmission: Sending one or more Packets in either direction in LP Mode or Escape Mode. A LP
- Transmission is delimited before and after Packet Transmission by LP-111 states.
- Packet: A group of four or more bytes organized in a specified way to transfer data across the interface. All
- Packets have a minimum specified set of components. The byte is the fundamental unit of data from which
- 79 Packets are made.
- Payload: Application data only with all Link synchronization, header, ECC and checksum and other
- 81 protocol-related information removed. This is the "core" of Transmissions between Host Processor and
- 82 peripheral.
- PHY: The set of Lane Modules on one side of a Link.
- PHY Configuration: A set of Lanes that represent a possible Link. A PHY Configuration consists of a
- minimum of one Lane: one or more Data Lanes.
- **Picture Parameter Set:** A number of bytes defined by the coding system to program coding-dependent
- parameters. The encoder and decoder shall have the same Picture Parameter Set in order to create and
- interpret the Codestream.
- 89 Raster-Scan Codec: A codec that encodes pixels in raster scanning order or decodes a bitstream into a raster
- scan lines with approximately a one line buffer.
- 91 **Reverse Direction:** Reverse Direction is the opposite of the Forward Direction. See the description for
- 92 Forward Direction.

Specification for DSI-2 Version 1.1

16-Dec-2017

93 Slice: A set of compressed bits that represents a specified set of samples. The set of samples forms a rectangle

- in the horizontal and vertical dimensions. This set of bits is independently decodable. Decoding of any one
- 95 Slice does not depend on the availability of another Slice, or on the decoded result of another Slice.
- Stereoscopic Image: A pair of offset images of a scene (views) that renders content to both the left eye and
- right eye, in order to produce the perception of depth.
- 98 **Symbol Slip Detection Code:** Fixed code in a 16-bit data unit which is used to detect if a symbol slip caused
- by a C-PHY wire state Link error had occurred during HS Transmission of this data unit, and the data
- transmitted on the same Lane before this data unit.
- Transmission: Refers to either HS or LP Transmission. See the HS Transmission and LP Transmission
- definitions for descriptions of the different Transmission modes.
- Virtual Channel: Multiple independent data streams for up to four peripherals are supported by this
- specification. The data stream for each peripheral is a Virtual Channel. These data streams may be interleaved
- and sent as sequential Packets, with each Packet dedicated to a particular peripheral or channel. Packet
- protocol includes information that directs each Packet to its intended peripheral.
- .07 **Word Count:** Number of bytes within the Payload.

2.4 Abbreviations

108	e.g.	For example	(Latin:	exempli gratia)	
-----	------	-------------	---------	-----------------	--

i.e. That is (Latin: id est)

2.5 Acronyms

110	AIP	Application Independent Protocol

- Active Matrix (display technology)
- 112 ASP Application Specific Protocol
- BLLP Blanking or Low Power interval
- 114 BPP Bits Per Pixel
- 115 BTA Bus Turn-Around
- 116 CBR Constant Bit Rate
- 117 CSI Camera Serial Interface
- Display Bus Interface
- 119 DI Data Identifier
- 120 DMA Direct Memory Access
- Display Pixel Interface
- DSC Display Stream Compression; also used in context with the Display Stream Compression (DSC)
- 123 Standard, [VESA01]

Version 1.1 16-Dec-2017

124	DSI	Display Serial Interface
125	DT	Data Type
126	ECC	Error-Correcting Code
127	EMI	Electro Magnetic interference
128	ЕоТр	End of Transmission Packet
129	ESD	Electrostatic Discharge
130	FSC	Frame Synchronized Command or Commands
131	Fps	Frames per second
132	HBP	Horizontal Back Porch
133	HFP	Horizontal Front Porch
134	HS	High Speed
135	HSA	Horizontal Sync Active
136	HSE	Horizontal Sync End
137	HSS	Horizontal Sync Start
138	ISTO	Industry Standards and Technology Organization
139	LP	Low Power
140	LPS	Low Power State (state of serial data line when not transferring high-speed serial data)
141	LSB	Least Significant Bit
142	Mbps	Megabits per second
143	MSB	Most Significant Bit
144	PF	Packet Footer
145	PH	Packet Header
146	PHY	Physical Layer
147	PPI	PHY-Protocol Interface
148	PPS	Picture Parameter Set
149	QCIF	Quarter-size CIF (resolution 176x144 pixels or 144x176 pixels)
150	QVGA	Quarter-size Video Graphics Array (resolution 320x240 pixels or 240x320 pixels)

Specification for DSI-2 Version 1.1
16-Dec-2017

151	RGB	Color presentation (Red, Green, Blue)
152	SLVS	Scalable Low Voltage Signaling
153	SoT	Start of Transmission
154	SSDC	Symbol Slip Detection Code
155	SSS	Sync Symbol Sequence
156	SVGA	Super Video Graphics Array (resolution 800x600 pixels or 600x800 pixels)
157	ULPS	Ultra-Low Power State
158	VBR	Variable Bit Rate
159	VDC-M	VESA Display Compression-M
160	VLC	Variable Length Coding
161	VGA	Video Graphics Array (resolution 640x480 pixels or 480x640 pixels)
162	VSA	Vertical Sync Active
163	VSE	Vertical Sync End
164	VSS	Vertical Sync Start
165	WC	Word Count
166	WVGA	Wide VGA (resolution 800x480 pixels or 480x800 pixels)

3 References

167 168	[MIPI01]	MIPI Alliance Specification for Display Command Set, version 1.4, MIPI Alliance, Inc., 2 May 2018.
169 170	[MIPI02]	MIPI Alliance Standard for Display Bus Interface (DBI-2), version 2.00, MIPI Alliance, Inc., 29 November 2005. (Informative)
171 172	[MIPI03]	MIPI Alliance Standard for Display Pixel Interface (DPI-2), version 2.00, MIPI Alliance, Inc., 15 September 2005. (Informative)
173	[MIPI04]	MIPI Alliance Specification for D-PHY, version 1.2, MIPI Alliance, Inc., 1 August 2014.
174 175	[MIPI05]	MIPI Alliance Specification for Stereoscopic Display Formats (SDF), version 1.0, MIPI Alliance, Inc., 14 March 2012. (Informative)
176	[MIPI06]	MIPI Alliance Specification for DSI, version 1.3, MIPI Alliance, Inc., 23 March 2015.
177 178	[MIPI07]	MIPI Alliance Specification for C-PHY, version 1.2, MIPI Alliance, Inc., 26 November 2016.
179 180	[MIPI08]	MIPI Alliance Specification for D-PHY, version 2.1, MIPI Alliance, Inc., 15 December 2016.
181 182 183	[CEA01]	CEA-861-E, <i>A DTV Profile for Uncompressed High Speed Digital Interfaces</i> , http://www.ce.org/Standards/browseByCommittee 2641.asp>, Consumer Electronics Association, March 2008. (Informative)
184 185 186	[ITU01]	BT.601-6, <i>Studio encoding parameters of digital television for standard 4:3 and wide screen 16:9 aspect ratios</i> , < http://www.itu.int/rec/R-REC-BT.601-6-200701-I/en , International Telecommunications Union, 23 February 2007. (Informative)
187 188 189	[ITU02]	BT.709-5, <i>Parameter values for the HDTV standards for production and international programme exchange</i> , http://www.itu.int/rec/R-REC-BT.709-5-200204-I/en , International Telecommunications Union, 27 August 2009. (Informative)
190 191 192 193	[ITU03]	BT.656-5, Interface for digital component video signals in 525-line and 625-line television systems operating at the 4:2:2 level of Recommendation ITU-R BT.601, http://www.itu.int/rec/R-REC-BT.656-5-200712-I/en , International Telecommunications Union, 1 January 2008. (Informative)
194 195	[SMPT01]	EG 36-2000, <i>Transformations Between Television Component Color Signals</i> , Society for Motion Picture and Television Engineers, 23 March 2000. (Informative)
196 197	[VESA01]	Display Stream Compression Standard, version 1.1, Video Electronics Standards Association VESA, www.vesa.org , 1 August 2014.
198 199	[VESA02]	VESA Display Compression-M Standard, version 1.1, Video Electronics Standards Association (VESA), www.vesa.org , 11 May 2018.

Specification for DSI-2 Version 1.1

16-Dec-2017

Much of DSI is based on existing MIPI Alliance Specifications, as well as several MIPI Alliance Specifications in simultaneous development. In the Application Layer, DSI duplicates pixel formats used in [MIPI03] when it is in Video Mode operation. For display modules with a display controller and frame buffer, DSI shares a common command set with [MIPI02]. The command set is documented in [MIPI01].

3.1 Display Bus Interface Standard for Parallel Signaling (DBI-2)

DBI-2 [MIP102] is a legacy MIPI Alliance Specification for parallel interfaces to display modules having display controllers and frame buffers. For systems based on these standards, the Host Processor loads images to the on-panel frame buffer through the display processor. Once loaded, the display controller manages all display refresh functions on the display module without further intervention from the Host Processor. Image updates require the Host Processor to write new data into the frame buffer.

DBI-2 specifies a parallel interface where data can be sent to the peripheral over, for example, an 8-, 9- or 16-bit-wide data bus, with additional control signals. DBI-2 supports a 1-bit data bus interface mode as well.

This DSI specification supports a Command Mode of operation. Like the DBI-2 parallel interface, a DSI-compliant interface sends commands and parameters to the display. However, all information in DSI is first serialized before Transmission to the display module. At the display, serial information is transformed back to parallel data and control signals for the on-panel display controller. Similarly, the display module can return status information and requested memory data to the Host Processor, using the same serial data path.

3.2 Display Pixel Interface Standard for Parallel Signaling (DPI-2)

DPI-2 is a MIPI Alliance Specification for parallel interfaces to display modules without on-panel display controller or frame buffer. These display modules rely on a steady flow of pixel data from Host Processor to the display, to maintain an image without flicker or other visual artifacts. The MIPI Alliance specifies several pixel formats for Active Matrix display modules.

DPI-2 is a MIPI Alliance Specification for parallel interfaces. The data path, for example, may be 16-, 18-, or 24-bits wide, depending on pixel format(s) supported by the display module. This document refers to DPI mode of operation as Video Mode.

Some display modules that use Video Mode in normal operation also make use of a simplified form of Command Mode, when in low-power state. These display modules can shut down the streaming video interface and continue to refresh the screen from a small local frame buffer, at reduced resolution and pixel depth. The local frame buffer shall be loaded, prior to interface shutdown, with image content to be displayed when in low-power operation. These display modules can switch mode in response to power-control commands.

3.3 MIPI Alliance Specification for Display Command Set (DCS)

DCS [MIP101] is a MIPI Alliance Specification for the command set used by the DSI-2 and DBI-2 Specifications. Commands are sent from the Host Processor to the display module. On the display module, a display controller receives and interprets commands, then takes appropriate action. Commands fall into four broad categories: read register, write register, read memory and write memory. A command may be accompanied by multiple parameters.

Version 1.1 Specification for DSI-2

16-Dec-2017

3.4 (Blank Section)

This Section intentionally left blank.

3.5 Physical Layer Definition for DSI

3.5.1 MIPI Alliance Specification for D-PHY (D-PHY)

- The MIPI Alliance D-PHY v1.2 Specification [MIPI04] provides an option for the physical layer definition
- for DSI. The functionality specified by the D-PHY 1.2 Specification covers all electrical and timing aspects,
- as well as low-level protocols, signaling, and message Transmissions in various operating modes.
- The MIPI Alliance D-PHY v2.0 Specification [MIPI08] provides an option for the physical layer definition
- for DSI. The functionality specified by the D-PHY 2.0 Specification covers all electrical and timing aspects,
- as well as low-level protocols, signaling, and message Transmissions in various operating modes.

3.5.2 MIPI Alliance Specification for C-PHY (C-PHY)

- The MIPI Alliance C-PHY Specification [MIPI07] provides an option for the physical layer definition for
- DSI. The functionality specified by the C-PHY Specification covers all electrical and timing aspects, as well
- as low-level protocols, signaling, and message Transmissions in various operating modes.

3.6 MIPI Alliance Specification for Stereoscopic Display Formats (SDF)

- The MIPI Alliance SDF Specification [MIPI05] defines methods to transmit Stereoscopic Image data
- between a mobile device Host Processor and a display peripheral, usually over a high-speed serial Link. The
- nature of mobile devices and how these devices are used lead to various parameters and design options
- available for a stereoscopic display.
- DSI requires the image formats described in [MIPI05] when transmitting Stereoscopic Image data.

Specification for DSI-2 Version 1.1
16-Dec-2017

This page intentionally left blank.

Version 1.1 16-Dec-2017

249

250

251

252

253

254

256

257258

259

260

261

2.62

263

2.64

265

266

267

268

269

4 DSI-2 Introduction

DSI-2 specifies the interface between a Host Processor and a peripheral, such as a display module. It builds on existing MIPI Alliance Specifications by adopting pixel formats and the command set specified in the DPI-2, DBI-2 and DCS standards. From a conceptual viewpoint, a DSI-2-compliant interface performs the same functions as interfaces based on the DBI-2 and DPI-2 standards or similar parallel display interfaces. It sends pixels or commands to the peripheral, and can read back status or pixel information from the peripheral. The main difference is that DSI serializes all pixel data, commands, and events that, in traditional or legacy interfaces, are normally conveyed to and from the peripheral on a parallel data bus with additional control signals.

From a system or software point of view, the serialization and deserialization operations should be transparent. The most visible, and unavoidable, consequence of transformation to serial data and back to parallel is increased latency for transactions that require a response from the peripheral. For example, reading a pixel from the frame buffer on a display module has a higher latency using DSI-2 than DBI. Another fundamental difference is the Host Processor's inability during a read transaction to throttle the rate, or size, of returned data.

Two high-speed serial data Transmission interface options are defined.

The first high-speed data Transmission interface option, referred to in this Specification as the D Option, is a high-speed differential interface with one 2-wire clock Lane and one or more 2-wire data Lanes. The physical layer of this interface is defined by the MIPI Alliance Specification for D-PHY [MIPI04] or [MIPI08]. Figure 1 illustrates the connections for the D Option between a Host device and peripheral.




Figure 1 DSI Transmitter and Receiver Interface (D Option)

16-Dec-2017

The second option, referred to in this Specification as the C Option, consists of one or more 3-wire serial data Lanes, each of which has its own embedded clock. The physical layer of this interface is defined by [MIP107]. Figure 2 illustrates the connections for the C Option between a Host device and peripheral, which typically are an application processor and a display module, part of the mobile phone engine. When Lane 0 is in LP mode, Data0_B shall be driven to the LP low state by the same end of the Link that is driving the Data0_A and Data0 C lines.




Figure 2 DSI Transmitter and Receiver Interface (C Option)

270

271

272

273

274

275

276

Version 1.1 16-Dec-2017

278

279280

281

282

283

284

285

286

287

288 289

290

291 292

293


294

295

296

297

4.1 DSI Layer Definitions



Lane N-1 - High Speed Unidirectional Data

Figure 3 DSI-2 Layers

A conceptual view of DSI organizes the interface into several functional layers. A description of the layers follows and is also shown in *Figure 3*.

PHY Layer: The *PHY Layer* specifies the Transmission medium (electrical conductors), the input/output circuitry, and the clocking mechanism that captures "ones" and "zeroes" from the serial bit stream. This part of the Specification documents the characteristics of the Transmission medium, the electrical parameters for signaling, and the timing relationship between clock and Data Lanes.

The mechanism for signaling Start of Transmission (SoT) and End of Transmission (EoT) is specified, as well as other "out of band" information that can be conveyed between transmitting and receiving PHYs. Bitlevel and byte-level synchronization mechanisms are included as part of the PHY. Note that the electrical basis for DSI (SLVS) has two distinct modes of operation, each with its own set of electrical parameters.

The PHY layer is described in [MIPI04] or [MIPI08], and [MIPI07].

Lane Management Layer: DSI is Lane-scalable for increased performance. The number of data Lanes may be 1, 2, 3, or 4 depending on the bandwidth requirements of the application. For the D Option (that uses the D-PHY physical layer), the transmitter side of the interface distributes bytes of the outgoing data stream to one or more Lanes ("distributor" function). On the receiving end of the D Option, the interface collects bytes from the Lanes and merges them together into a recombined data stream that restores the original stream sequence ("merger" function). For the C Option (that uses the C-PHY physical layer), this layer exclusively distributes or collects byte pairs (i.e. 16-bits) to or from the data Lanes.

Specification for DSI-2 Version 1.1

16-Dec-2017

Protocol Layer: At the lowest level, the DSI protocol specifies the sequence and value of bits and bytes traversing the interface. It specifies how bytes are organized into defined groups called Packets. The protocol defines required headers for each Packet, and how header information is generated and interpreted. The transmitting side of the interface appends header and error-checking information to data being transmitted. On the receiving side, the header is stripped off and interpreted by corresponding logic in the receiver. Error-checking information may be used to test the integrity of incoming data. The DSI protocol also documents how Packets may be tagged for interleaving multiple command or data streams, to separate destinations using a single DSI.

Application Layer: This layer describes higher-level encoding and interpretation of data contained in the data stream. Depending on the display subsystem architecture, it may consist of pixels or coded Bitstreams having a prescribed format, or of commands that are interpreted by the display controller inside a display module. The DSI Specification describes the mapping of pixel values, Bitstreams, commands, and command parameters to the bytes in the Packet assembly. See [MIP101].

4.2 Command and Video Modes

- DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode.
 Which mode is used depends on the architecture and capabilities of the peripheral. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from
- operating in other applications.

306

308

309

310

- Typically, a peripheral is capable of Command Mode operation or Video Mode operation. Some Video Mode
- display modules also include a simplified form of Command Mode operation in which the display module
- may refresh its screen from a reduced-size, or partial compressed or partial uncompressed frame buffer, and
- the interface (DSI) to the Host Processor may be shut down in order to reduce power consumption.

4.2.1 Command Mode

- Command Mode refers to operation in which transactions primarily take the form of sending commands and data to a peripheral, such as a display module, that incorporates a display controller. The display controller may include local registers and a compressed or an uncompressed frame buffer. Systems using Command Mode write to, and read from, the registers and frame buffer memory. The Host Processor indirectly controls activity at the peripheral by sending commands, parameters and data to the display controller. The Host Processor can also read display module status information, or the contents of the frame memory. Command Mode operation requires a bidirectional interface.
 - 4.2.2 Video Mode Operation
- Video Mode refers to operation in which transfers from the Host Processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the Host Processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode.
- Some Video Mode architectures may include a simple timing controller and partial frame buffer, used to maintain a partial-screen or lower-resolution image in standby or Low Power Mode. This permits the interface to be shut down in order to reduce power consumption.
- To reduce complexity and cost, systems that only operate in Video Mode may use a unidirectional data path.

4.2.3 Virtual Channel Capability

While this Specification only addresses the connection of a Host Processor to a single peripheral, DSI incorporates a Virtual Channel capability for communication between a Host Processor and multiple, physical display modules. A bridge device may create multiple, separate connections to display modules or other devices, or a display module or device may support multiple Virtual Channels. Display modules are completely independent, may operate simultaneously, and may be of different display architecture types,

334

335

336

337

16-Dec-2017

344

345

346

347

348

349

350

351

352

353

354

limited only by the total bandwidth available over the shared DSI Link. The details of connecting multiple peripherals to a single Link are beyond the scope of this document.

Since interface bandwidth is shared between peripherals, there are constraints that limit the physical extent and performance of multiple-peripheral systems.

The DSI protocol permits up to four Virtual Channels, enabling traffic for multiple peripherals to share a common DSI Link. For example, in some high-resolution display designs, multiple physical drivers serve different areas of a common display panel. Each driver is integrated with its own display controller that connects to the Host Processor through DSI. Using Virtual Channels, the display controller directs data to the individual drivers, eliminating the need for multiple interfaces or complex multiplexing schemes. Virtual Channels may also be employed by devices where one channel is a bidirectional Command Mode channel and the second channel is a Video Mode unidirectional channel. Virtual Channels may be employed by a display module or a DSI bridge device receiving interlaced video from the host-processor, where one channel is corresponding to the first field and another channel is the second field of an interlaced video frame. The DSI specification makes no requirements on the specific value assigned to each Virtual Channel used to designate interlaced fields. For clarity, the first interlaced video field may be assigned as DI[7:6] = 0b00 and the second interlaced video field may be assigned DI[7:6] = 0b01.

Specification for DSI-2 Version 1.1
16-Dec-2017

5 DSI Physical Layer

357

358 359

360

361

362

363

365

366

367

368

369

371

372

373

374

375

376

5.1 DSI Physical Layer for D Option

This Section provides a brief overview of the D Option physical layer used in DSI. See [MIP104] or [MIP108] for more details.

Information is transferred between Host Processor and peripheral using one or more serial data signals and accompanying serial clock. The action of sending high-speed serial data across the bus is called an *HS Transmission* or *burst*.

Between Transmissions, the differential data signal or Lane goes to a Low-Power State (LPS). Interfaces should be in LPS when they are not actively transmitting or receiving high-speed data. *Figure 4* shows the basic structure of an HS Transmission. *N* is the total number of bytes sent in the Transmission.




Figure 4 Basic HS Transmission Structure

The D-PHY low-level protocol specifies a minimum data unit of one byte, and that a Transmission contains an integer number of bytes.

5.1.1 D-PHY Data Flow Control

There is no handshake between the Protocol and PHY layers that permit the Protocol layer to throttle data transfer to, or from, the PHY layer once Transmission is under way. Packets shall be sent and received in their entirety and without interruption. The Protocol layer and data buffering on both ends of the Link shall always have bandwidth equal to, or greater than, PHY layer circuitry. A practical consequence is that the system implementer should ensure that receivers have bandwidth capability that is equal to, or greater than, that of the transmitter.

5.1.2 D-PHY Bidirectionality and Low Power Signaling Policy

- The physical layer for a DSI implementation is composed of one to four Data Lanes and one Clock Lane. In a Command Mode system, Data Lane 0 shall be bidirectional; additional Data Lanes shall be unidirectional. In a Video Mode system, Data Lane 0 may be bidirectional or unidirectional; additional Data Lanes shall be unidirectional. See *Section 5.1.3* and *Section 5.1.4* for details.
- For both interface types, the Clock Lane shall be driven by the Host Processor only, never by the peripheral.
- Forward Direction [MIP104] or [MIP108] Low Power Transmissions (for clarity, DSI data) shall use Data

 Long Conly, Payers Direction [MIP104] or [MIP108] Transmissions on Data Long Cohall use Low Power
- Lane 0 only. Reverse Direction [MIP104] or [MIP108] Transmissions on Data Lane 0 shall use Low Power Mode only. The peripheral shall be capable of receiving any Transmission in Low Power or High Speed
- Mode. Note that Transmission bandwidth is substantially reduced when transmitting in LP mode.
- For bidirectional Lanes, data shall be transmitted in the peripheral-to-processor, or reverse, direction using Low-Power (LP) Mode only. See [MIPI04] or [MIPI08] for details on the different modes of Transmission.
- The interface between PHY and Protocol layers has several signals controlling bus direction. When a host transmitter requires a response from a peripheral, e.g. returning READ data or status information, it asserts TurnRequest to its PHY during the last packet of the Transmission. This tells the PHY layer to assert the Bus
- Turn-Around (BTA) command following the EoT sequence.

Version 1.1 Specification for DSI-2

16-Dec-2017

306

When a peripheral receives the Bus Turn-Around command, its PHY layer asserts TurnRequest as an input

- to the Protocol layer. This tells the receiving Protocol layer that it shall prepare to send a response to the Host
- Processor. Normally, the packet just received tells the Protocol layer what information to send once the bus
- is available for transmitting to the Host Processor.
- After transmitting its response, the peripheral similarly hands bus control back to the Host Processor using a
- TurnRequest to its own PHY layer.

5.1.3 D-PHY Command Mode Interfaces

- The minimum physical layer requirement [MIP104] or [MIP108] for a DSI Host Processor operating in Command Mode is:
 - Data Lane Module: CIL-MFAA (HS-TX, LP-TX, LP-RX, and LP-CD)
- Clock Lane Module: CIL-MCNN (HS-TX, LP-TX)
- The minimum physical layer requirement [MIP104] or [MIP108] for a DSI peripheral operating in Command Mode is:
- Data Lane Module: CIL-SFAA (HS-RX, LP-RX, LP-TX, and LP-CD)
- Clock Lane Module: CIL-SCNN (HS-RX, LP-RX)
- 402 A Bidirectional Link shall support Reverse-Direction Escape Mode for Data Lane 0 to support LPDT for
- read data as well as ACK and TE Trigger Messages issued by the peripheral. In the Forward Direction, Data
- Lane 0 shall support LPDT as described in [MIPI04] or [MIPI08]. All Trigger messages shall be
- communicated across Data Lane 0.

5.1.4 D-PHY Video Mode Interfaces

- The minimum physical layer requirement [MIP104] or [MIP108] for a DSI transmitter operating in Video Mode is:
- Data Lane Module: CIL-MFAN (HS-TX, LP-TX)
- Clock Lane Module: CIL-MCNN (HS-TX, LP-TX)
- The minimum physical layer requirement [MIPI04] or [MIPI08] for a DSI receiver operating in Video Mode is:
- Data Lane Module: CIL-SFAN (HS-RX, LP-RX)
- Clock Lane Module: CIL-SCNN (HS-RX, LP-RX)
- In the Forward Direction, Data Lane 0 shall support LPDT as described in [MIPI04] or [MIPI08]. All Trigger
- messages shall be communicated across Data Lane 0.

5.1.5 D-PHY Bidirectional Control Mechanism

- Turning the bus around is controlled by a token-passing mechanism: the Host Processor sends a Bus Turn-
- Around (BTA) request, which conveys to the peripheral its intention to release, or stop driving, the data path
- after which the peripheral can transmit one or more packets back to the Host Processor. When it is finished,
- the peripheral shall return control of the bus back to the Host Processor. Bus Turn-Around is signaled using
- an Escape Mode mechanism provided by PHY-level protocol.
- In bidirectional systems, there is a remote chance of erroneous behavior due to EMI that could result in bus
- contention. Mechanisms are provided in this Specification for recovering from any bus contention event
- without forcing "hard reset" of the entire system.

5.1.6 D-PHY Clock Management

- DSI Clock is a signal from the Host Processor to the peripheral. In some systems, it may serve multiple functions:
- DSI Bit Clock: Across the Link, DSI Clock is used as the source-synchronous bit clock for capturing serial data bits in the receiver PHY. This clock shall be active while data is being transferred.
- Byte Clock: Divided down, DSI Clock is used to generate a byte clock at the conceptual interface between the Protocol and Application layers. During HS Transmission, each byte of data is accompanied by a byte
- clock. Like the DSI Bit Clock, the byte clock shall be active while data is being transferred. At the Protocol
- layer to Application layer interface, all actions are synchronized to the byte clock.
- Application Clock(s): Divided-down versions of DSI Bit Clock may be used for other clocked functions at
- the peripheral. These "application clocks" may need to run at times when no serial data is being transferred,
- or they may need to run constantly (continuous clock) to support active circuitry at the peripheral. Details of
- how such additional clocks are generated and used are beyond the scope of this document.
- For continuous clock behavior, the Clock Lane remains in high-speed mode generating active clock signals
- between HS data packet Transmissions. For non-continuous clock behavior, the Clock Lane enters the LP-
- 11 state between HS data packet Transmissions.

5.1.6.1 D-PHY Clock Requirements

- All DSI transmitters and receivers shall support continuous clock behavior on the Clock Lane, and optionally
- may support non-continuous clock behavior. A DSI Host Processor shall support continuous clock for
- systems that require it, as well as having the capability of shutting down the serial clock to reduce power.
- The physical layer [MIPI04] or [MIPI08] contains the ability to de-skew clock-to-Lane timing. Physical
- layer de-skewing shall be performed in a manner that does not interfere with any display data, as follows:
- 1. Initial de-skew shall be completed prior to the Transmission of DSI packets.
- 2. Periodic de-skew shall support continuous clock mode operation.
- 3. Periodic de-skew shall be contained within any one video mode line, and shall meet these additional requirements to support video mode timing defined in *Section 8.11*:
 - Periodic de-skew shall occur in a video back porch line or a video mode front porch line
- Periodic de-skew shall not overlap any timing characters in the line, HSA, HSS, HSE, VSS, and
 VSE.
- 4. The DSI Transmitter shall not initiate a de-skew operation during the time between when the DSI Transmitter has asserted a TurnRequest and when the host has regained bus control.
- In addition, a de-skew operation should not overlap an out-of-band TE event from the DSI receiver, and a de-skew operation should not be initiated until triggered by a TE event, either in-band or out-of-band.
- Note that the Host Processor controls the desired mode of clock operation. Host protocol and applications control Clock Lane operating mode (High Speed or Low Power mode). System designers are responsible for
- understanding the clock requirements for peripherals attached to DSI, and for controlling clock behavior in
- accordance with those requirements.
- Note that in Low Power signaling mode, LP clock is functionally embedded in the data signals. When LP
- data Transmission ends, the clock effectively stops and subsequent LP clocks are not available to the
- peripheral. The peripheral shall not require additional bits, bytes, or packets from the Host Processor in order
- to complete processing or pipeline movement of received data in LP mode Transmissions. There are a variety

- of ways to meet this requirement. For example the peripheral may generate its own clock, or it may require the Host Processor to keep the HS serial clock running.
- The handshake process for BTA allows only limited mismatch of Escape Mode clock frequencies between a
- Host Processor and a peripheral. The Escape Mode frequency ratio between Host Processor and peripheral
- shall not exceed 3:2. The Host Processor is responsible for controlling its own clock frequency to match the
- peripheral. The Host Processor LP clock frequency shall be in the range of 67% to 150% of peripheral LP
- clock frequency. Therefore, the peripheral implementer shall specify a peripheral's nominal LP clock
- frequency and the guaranteed accuracy.

5.1.6.2 D-PHY Clock Power and Timing

- Additional timing requirements in [MIPI04] or [MIPI08] specify the timing relationship between the power
- state of data signal(s) and the power state of the clock signal. It is the responsibility of the Host Processor to
- observe this timing relationship. If the DSI Clock runs continuously, these timing requirements do not apply.

5.1.7 D-PHY System Power-Up and Initialization

- 474 System power-up is a multi-state process that depends not only on initialization of the master (Host
- Processor) and slave (peripheral) devices, but also possibly on internal delays within the slave device. This
- Section specifies the parameters necessary for operation, and makes several recommendations to help ensure
- the system power-up process is robust.
- After power-up, the Host Processor shall observe an initialization period, T_{INIT}, during which it shall drive a
- sustained TX-Stop state (LP-11) on all Lanes of the Link. See [MIPI04] or [MIPI08] for descriptions of T_{INIT}
- and the TX-Stop state.
- Peripherals shall power up in the RX-Stop state and monitor the Link to determine if the Host Processor has
- asserted a TX-Stop state for at least the T_{INIT} period. The peripheral shall ignore all Link states prior to
- detection of a T_{INIT} event. The peripheral shall be ready to accept bus transactions immediately following the
- end of the T_{INIT} period.
- Detecting the T_{INIT} event requires some minimal timing capability on the peripheral. However, accuracy is
- not critical as long as a T_{INIT} event can be reliably detected; an R-C timer with ±30% accuracy is acceptable
- 487 in most cases
- 488 If the peripheral requires a longer period after power-up than the T_{INIT} period driven by the Host Processor,
- this requirement shall be declared in peripheral product information or data sheets. The Host Processor shall
- observe the required additional time after peripheral power-up.
- Figure 5 illustrates an example power-up sequence for a DSI display module. In the figure, a power-on reset
- (POR) mechanism is assumed for initialization. Internally within the display module, de-assertion of POR
- could happen after both I/O and core voltages are stable. The worst case t_{POR} parameter can be defined by the
- display module data sheet. t_{INIT_SLAVE} represents the minimum initialization period (T_{INIT}) defined in
- [MIPI04] or [MIPI08] for a host driving LP-11 to the display. This interval starts immediately after the t_{POR}
- 496 period. The peripheral might need an additional t_{INTERNAL_DELAY} time to reach a functional state after power-
- up. In this case, t_{INTERNAL_DELAY} should also be defined in the display module data sheet. In this example, the
- 498 host's t_{INIT_MASTER} parameter is programmed for driving LP-11 for a period longer than the sum of t_{INIT_SLAVE}
- and $t_{INTERNAL_DELAY}$. The display module ignores all Lane activities during this time.

Specification for DSI-2


Version 1.1

16-Dec-2017

500

501 502

503



 $t_{\text{INIT_MASTER}} \ge t_{\text{INIT_SLAVE}} + t_{\text{INTERNAL_DELAY}}$

Z//// Any drive state except LP-11, LP-10 or LP-01

Figure 5 Peripheral Power-Up Sequencing Example

505

5.2 DSI Physical Layer for C Option

- This Section provides a brief overview of the C Option physical layer used in DSI. See [MIP107] for more details.
- Information is transferred between Host Processor and peripheral using one or more serial data signals. The action of sending high-speed serial data across the bus is called an *HS Transmission* or *burst*.
- Between Transmissions, the differential data signal or Lane goes to a Low-Power State (LPS). Interfaces should be in LPS when they are not actively transmitting or receiving high-speed data.
- The C-PHY low-level protocol specifies a minimum data unit of two bytes, and a Transmission contains an even number of bytes.
- C-PHY converts 2 bytes to 7 symbol transitions. Data is distributed with a granularity of 2 bytes. Every pair
- of bytes constructs a 16-bit word with most significant byte as the higher 8 bits, and the least significant byte
- as the lower 8 bits, i.e. { Byte (2n+1), Byte (2n) }, where Byte (2n+1) is the most significant byte of the 16-
- bit word sent to the symbol mapper.
- Filler Bytes have a value of "0" and are used to convert a lone byte to a 16-bit word. At the end of a packet,
- if there is no actual data byte available to be paired with a given "Byte (2n)", then Byte (2n) is converted to
- a 16-bit word by padding a Filler Byte of "0" in place of "Byte (2n+1)", prior to the symbol mapping.

5.2.1 C-PHY Data Flow Control

- There is no handshake between the Protocol and PHY layers that permit the Protocol layer to throttle data
- transfer to, or from, the PHY layer once Transmission is under way. Packets shall be sent and received in
- their entirety and without interruption. The Protocol layer and data buffering on both ends of the Link shall
- always have bandwidth equal to, or greater than, PHY layer circuitry. A practical consequence is that the
- system implementer should ensure that receivers have bandwidth capability that is equal to, or greater than,
- that of the transmitter.

5.2.2 C-PHY Bidirectionality and Low Power Signaling Policy

- The physical layer for a DSI implementation is composed of one to four Data Lanes. In a Command Mode
- 528 system, Data Lane 0 shall be bidirectional; additional Data Lanes shall be unidirectional. In a Video Mode
- system, Data Lane 0 may be bidirectional or unidirectional; additional Data Lanes shall be unidirectional.
- See *Section 5.2.3* and *Section 5.2.4* for details.
- Forward Direction Low Power Transmissions (for clarity, DSI data) shall use Data Lane 0 only. Reverse
- Direction Transmissions on Data Lane 0 shall use Low Power Mode only. The peripheral shall be capable of
- receiving any Transmission in Low Power or High Speed Mode. Note that Transmission bandwidth is
- substantially reduced when transmitting in LP mode.
- For bidirectional Lanes, data shall be transmitted in the peripheral-to-processor, or reverse, direction using
- Low-Power (LP) Mode only. See [MIP107] for details on the different modes of Transmission.
- The interface between PHY and Protocol layers has several signals controlling bus direction. When a host
- transmitter requires a response from a peripheral, e.g. returning READ data or status information, it asserts
- TurnRequest to its PHY during the last packet of the Transmission. This tells the PHY layer to assert the Bus
- Turn-Around (BTA) command following the EoT sequence.
- When a peripheral receives the Bus Turn-Around command, its PHY layer asserts TurnRequest as an input
- to the Protocol layer. This tells the receiving Protocol layer that it shall prepare to send a response to the Host
- Processor. Normally, the packet just received tells the Protocol layer what information to send once the bus
- is available for transmitting to the Host Processor.
- After transmitting its response, the peripheral similarly hands bus control back to the Host Processor using a
- TurnRequest to its own PHY layer.

Specification for DSI-2 Version 1.1

16-Dec-2017

5.2.3 C-PHY Command Mode Interfaces

The minimum physical layer requirement *[MIP107]* for a DSI Host Processor operating in Command Mode is:

- Data Lane Module: CIL-MFAA (HS-TX, LP-TX, LP-RX, and LP-CD)
- The minimum physical layer requirement [MIP107] for a DSI peripheral operating in Command Mode is:
 - Data Lane Module: CIL-SFAA (HS-RX, LP-RX, LP-TX, and LP-CD)
- A Bidirectional Link shall support Reverse-Direction Escape Mode for Data Lane 0 to support LPDT for
- read data as well as ACK and TE Trigger Messages issued by the peripheral. In the Forward Direction, Data
- Lane 0 shall support LPDT as described in [MIPI07]. All Trigger messages shall be communicated across
- 555 Data Lane 0.

549

551

557

5.2.4 C-PHY Video Mode Interfaces

- The minimum physical layer requirement [MIPI07] for a DSI transmitter operating in Video Mode is:
 - Data Lane Module: CIL-MFAN (HS-TX, LP-TX)
- The minimum physical layer requirement [MIP107] for a DSI receiver operating in Video Mode is:
 - Data Lane Module: CIL-SFAN (HS-RX, LP-RX)
- In the Forward Direction, Data Lane 0 shall support LPDT as described in [MIP107]. All Trigger messages shall be communicated across Data Lane 0.

5.2.5 C-PHY Bidirectional Control Mechanism

- Turning the bus around is controlled by a token-passing mechanism: the Host Processor sends a Bus Turn-
- Around (BTA) request, which conveys to the peripheral its intention to release, or stop driving, the data path
- after which the peripheral can transmit one or more packets back to the Host Processor. When it is finished,
- the peripheral shall return control of the bus back to the Host Processor. Bus Turn-Around is signaled using
- an Escape Mode mechanism provided by PHY-level protocol.
- In bidirectional systems, there is a remote chance of erroneous behavior due to EMI that could result in bus
- contention. Mechanisms are provided in this Specification for recovering from any bus contention event
- without forcing "hard reset" of the entire system.

5.2.6 C-PHY Clock Management

- C-PHY embeds the clock in the high-speed signal sent over each of the Lanes. The high-speed signal clock is conveyed from the Host Processor to the peripheral. In some systems, the high-speed signal clock may
- serve multiple functions:
- Word Clock (Informative): Divided down, the high-speed signal clock is used to generate a word clock at
- the conceptual interface between the Protocol and Application layers. During HS Transmission, every 2 bytes
- of data is accompanied by the associated word clock. Like the high-speed signal clock, the word clock will
- be active while data is being transferred. At the Protocol layer to Application layer interface, all actions can
- be synchronized to the word clock. The word clock is exactly 1/7 of the High-Speed symbol rate.
- Application Clock(s) (Informative): Divided-down versions of high-speed signal clock may be used for
- other clocked functions at the peripheral. These "application clocks" may need to run at times when no serial
- data is being transferred, or they may need to run constantly (continuous clock) to support active circuitry at
- the peripheral. Details of how such additional clocks are generated and used are beyond the scope of this
- document.
- All of the Lanes should enter the LP-111 state between HS data packet Transmissions. Continuous clock
- behavior is optional and is out of scope of this specification.

5.2.6.1 **C-PHY Clock Requirements**

Note that in Low Power signaling mode, LP clock is functionally embedded in the data signals. When LP 585 data Transmission ends, the clock effectively stops and subsequent LP clocks are not available to the 586 peripheral. The peripheral shall not require additional bits, bytes, or packets from the Host Processor in order 587 to complete processing or pipeline movement of received data in LP mode Transmissions. There are a variety 588 of ways to meet this requirement. For example the peripheral may generate its own clock, or it may require 589 the Host Processor to keep the HS serial clock running. 590

The handshake process for BTA allows only limited mismatch of Escape Mode clock frequencies between a 591 Host Processor and a peripheral. The Escape Mode frequency ratio between Host Processor and peripheral 592 shall not exceed 3:2. The Host Processor is responsible for controlling its own clock frequency to match the 593 peripheral. The Host Processor LP clock frequency shall be in the range of 67% to 150% of peripheral LP 594 clock frequency. Therefore, the peripheral implementer shall specify a peripheral's nominal LP clock 595 frequency and the guaranteed accuracy. 596

5.2.7 C-PHY System Power-Up and Initialization

- System power-up is a multi-state process that depends not only on initialization of the master (Host 597 Processor) and slave (peripheral) devices, but also possibly on internal delays within the slave device. This 598 Section specifies the parameters necessary for operation, and makes several recommendations to help ensure 599 600 the system power-up process is robust.
- After power-up, the Host Processor shall observe an initialization period, T_{INIT}, during which it shall drive a 601 sustained TX-Stop state (LP-111) on all Lanes of the Link. See [MIP107] for descriptions of T_{INIT} and the 602 TX-Stop state. 603
- Peripherals shall power up in the RX-Stop state and monitor the Link to determine if the Host Processor has 604 asserted a TX-Stop state for at least the T_{INIT} period. The peripheral shall ignore all Link states prior to detection of a T_{INIT} event. The peripheral shall be ready to accept bus transactions immediately following the 606 end of the T_{INIT} period. 607
- Detecting the T_{INIT} event requires some minimal timing capability on the peripheral. However, accuracy is 608 not critical as long as a T_{INIT} event can be reliably detected; an R-C timer with ±30% accuracy is acceptable 609 610
- If the peripheral requires a longer period after power-up than the T_{INIT} period driven by the Host Processor, 611 this requirement shall be declared in peripheral product information or data sheets. The Host Processor shall 612 observe the required additional time after peripheral power-up. 613
- Figure 6 illustrates an example power-up sequence for a DSI display module. In the figure, a power-on reset 614 (POR) mechanism is assumed for initialization. Internally within the display module, de-assertion of POR 615 could happen after both I/O and core voltages are stable. The worst case tPOR parameter can be defined by the 616 display module data sheet. t_{INIT SLAVE} represents the minimum initialization period (T_{INIT}) defined in 617 [MIP107] for a host driving LP-111 to the display. This interval starts immediately after the t_{POR} period. The 618 peripheral might need an additional t_{INTERNAL DELAY} time to reach a functional state after power-up. In this 619 case, t_{INTERNAL DELAY} should also be defined in the display module data sheet. In this example, the host's 620 t_{INIT_MASTER} parameter is programmed for driving LP-111 for a period longer than the sum of t_{INIT_SLAVE} and 621 t_{INTERNAL DELAY}. The display module ignores all Lane activities during this time.

Specification for DSI-2

Version 1.1


16-Dec-2017

623

624

625

626



 $t_{\text{INIT_MASTER}} \ge t_{\text{INIT_SLAVE}} + t_{\text{INTERNAL_DELAY}}$

Any drive state except LP-111, LP-100 or LP-001

627

628

Figure 6 Peripheral Power-Up Sequencing Example (C-PHY)

16-Dec-2017

5.3 Allowed Physical Layers in DSI-2

- This Specification supports only the two physical layer options described in Sections 5.1 and 5.2. One of the physical layers, D-PHY or C-PHY, or both, shall be used with DSI-2 and no others.
- Manufacturers of devices employing DSI-2 shall specify whether C Option, D Option, or both are supported in the manufacturer's supporting documentation, such as a data sheet.
- At the time of this document's publication, MIPI's Display Working Group considered *[MIPI08]* to be compatible with the earlier version of D-PHY embodied in *[MIPI04]*.

6 Multi-Lane Distribution and Merging

6.1 Multi-Lane Interoperability

636

637

638

639

640

641

642 643

644

645

6.1.1 D Option: Multi-Lane Distribution and Merging

DSI is a Lane-scalable interface. Applications requiring more bandwidth than that provided by one Data Lane may expand the data path to two, three, or four Lanes wide and obtain approximately linear increases in peak bus bandwidth. This document explicitly defines the mapping between application data and the serial bit stream, to ensure compatibility between Host Processors and peripherals that make use of multiple Lanes.

Multi-Lane implementations shall use a single common clock signal, shared by all Data Lanes.

Conceptually, between the PHY and higher functional blocks is a layer that enables multi-Lane operation. In the transmitter, shown in *Figure 7*, this layer distributes a sequence of packet bytes across N Lanes, where each Lane is an independent block of logic and interface circuitry. In the receiver, shown in *Figure 8*, the layer collects incoming bytes from N Lanes and consolidates the bytes into complete packets to pass into the following packet decomposer.




Figure 7 Lane Distributor Conceptual Overview

646

649

650

651

653 654

655

656

657

658

659

660 661

662




Figure 8 Lane Merger Conceptual Overview

The Lane Distributor takes an HS Transmission of arbitrary byte length, buffers N bytes (where N is the number of Lanes implemented in the interface), and sends groups of N bytes in parallel across the N Lanes. Before sending data, all Lanes perform the SoT sequence in parallel in order to indicate to their corresponding receiving units that the first byte of a packet is beginning. After SoT, the Lanes send groups of N bytes from the first packet in parallel, following a round-robin process. For example, with a two Lane system, byte 0 of the packet goes to Lane 0, byte 1 goes to Lane 1, byte 2 to Lane 0, byte 3 to Lane 1 and so on.

6.1.1.1 D-PHY Multi-Lane Interoperability and Lane-Number Mismatch

The number of Lanes used shall be a static parameter. It shall be fixed at the time of system design or initial configuration, and may not change dynamically. Typically, the peripheral's bandwidth requirement and its corresponding Lane configuration establishes the number of Lanes used in a system.

The Host Processor shall be configured to support the same number of Lanes required by the peripheral. Specifically, a Host Processor with N-Lane capability (N > 1) shall be capable of operation using fewer Lanes, in order to ensure interoperability with peripherals having M Lanes, where N > M. *Figure 9* illustrates these requirements for a two-Lane receiver example.

Specification for DSI-2 Version 1.1
16-Dec-2017




Figure 9 Four-Lane Transmitter with Two-Lane Receiver Example

6.1.1.2 D-PHY Clock Considerations with Multi-Lane

At EoT, the Protocol layer shall base its control of the common DSI Clock signal on the timing requirements for the last active Lane Module. If the Protocol layer puts the DSI Clock into LPS between HS Transmissions in order to save power, it shall respect the timing requirement for DSI Clock relative to all serial data signals during the EoT sequence.

Prior to SoT, the timing requirements for DSI Clock startup relative to all serial data signals shall similarly be respected.

6.1.1.3 D-PHY Bidirectionality and Multi-Lane Capability

Peripherals typically do not have substantial bandwidth requirements for returning data to the Host Processor. To keep designs simple and improve interoperability, all DSI-compliant systems shall only use Lane 0 in LP Mode for returning data from a peripheral to the Host Processor.

6.1.1.4 D-PHY SoT and EoT in Multi-Lane Configurations

Since an HS Transmission is composed of an arbitrary number of bytes that may not be an integer multiple of the number of Lanes, some Lanes may run out of data before others. Therefore, the Lane Management layer, as it buffers up the final set of less-than-N bytes, de-asserts its "valid data" signal into all Lanes for which there is no further data.

Although all Lanes start simultaneously with parallel SoTs, each Lane operates independently and may complete the HS Transmission before the other Lanes, sending an EoT one cycle (byte) earlier.

The N PHYs on the receiving end of the Link collect bytes in parallel, and feed them into the Lane Management layer. The Lane Management layer reconstructs the original sequence of bytes in the Transmission.

Figure 10 and *Figure 11* illustrate a variety of ways an HS Transmission can terminate for different numbers of Lanes and packet lengths.

664

665

666

667

668

669

670

671

672

673

674

675

676 677

678 679

683

Number of Bytes, N, transmitted is an integer multiple of the number of lanes:




Figure 10 Two Lane HS Transmission Example




Figure 11 Three Lane HS Transmission Example

687 688

685

6.1.2 C Option: Multi-Lane Distribution and Merging

689

690

691

692 693

694

695

696

697

698

DSI is a Lane-scalable interface. Applications requiring more bandwidth than that provided by one Data Lane may expand the data path to a higher number of Lanes and obtain approximately linear increases in peak bus bandwidth. The mapping between data at higher layers and the serial bit or symbol stream is explicitly defined, to ensure compatibility between Host Processors and peripherals that make use of multiple data Lanes.

Conceptually, between the PHY and higher functional blocks is a layer that enables multi-Lane operation. In the transmitter, shown in *Figure 12*, this layer accepts a sequence of packet bytes from the low level protocol and distributes them across N Lanes, where each Lane is an independent block of logic and interface circuitry. In the receiver, shown in *Figure 13*, the layer collects incoming bytes from N Lanes and consolidates the bytes into complete packets to pass into the following packet decomposer.




Figure 12 Lane Distributor Conceptual Overview (C-PHY)

699

702

704

705

706

707

709

710

711

712

713

714

715

716

717




Figure 13 Lane Merger Conceptual Overview (C-PHY)

The Lane Distributor takes an HS Transmission of arbitrary byte length, buffers 2N bytes (where N is the number of Lanes implemented in the interface), and sends groups of 2N bytes in parallel across the N Lanes. Before sending data, all Lanes perform the SoT sequence in parallel in order to indicate to their corresponding receiving units that the first byte of a packet is beginning. After SoT, the Lanes send groups of 2N bytes from the first packet in parallel, following a round-robin process. For example, with a two Lane system, bytes 0 and 1 of the packet go to Lane 0, bytes 2 and 3 go to Lane 1, bytes 4 and 5 to Lane 0, bytes 6 and 7 to Lane 1, and so on.

6.1.2.1 C-PHY Multi-Lane Interoperability and Lane-Number Mismatch

Although the Host or Peripheral device may have the capability for soft-configuration of Lanes being bound to a particular Link, the number of Lanes used in a system shall be a static parameter. It shall be fixed at the time of system design or initial configuration, and may not change dynamically. Typically, the peripheral's bandwidth requirement and its corresponding Lane configuration establishes the number of Lanes used in a system.

The Host Processor shall be configured to support the same number of Lanes required by the peripheral. Specifically, a Host Processor with N-Lane capability (N > 1) shall be capable of operation using fewer Lanes, in order to ensure interoperability with peripherals having M Lanes, where N > M.

Specification for DSI-2 Version 1.1
16-Dec-2017




Figure 14 Four-Lane Transmitter with Two-Lane Receiver Example (C-PHY)

6.1.2.2 C-PHY Clock Considerations with Multi-Lane

The timing alignment requirements between Lanes are somewhat loose; only the inter-Lane skew requirements of the transmitter plus the inter-Lane skew requirements of the interconnect of *[MIPI07]* must be met. In some implementations a small FIFO may exist within the Lane Distribution and Lane Merge Functions, which will take up any slack of skew between Lanes. As a result, the low-level protocol units attached to the Lane Merge and Distribution functions might internally process message data using a clock that is not derived from the word clock or symbol clock of any of the C-PHY Lanes.

6.1.2.3 C-PHY Bidirectionality and Multi-Lane Capability

Peripherals typically do not have substantial bandwidth requirements for returning data to the Host Processor. To keep designs simple and improve interoperability, all DSI-compliant systems shall only use Lane 0 in LP Mode for returning data from a peripheral to the Host Processor.

6.1.2.4 C-PHY SoT and EoT in Multi-Lane Configurations

Since an HS Transmission is composed of an arbitrary number of bytes that may not be an integer multiple of the number of Lanes, some Lanes may run out of data before others. Therefore, the Lane Management layer, as it buffers up the final set of less-than-N bytes, de-asserts its "valid data" signal into all Lanes for which there is no further data.

Although all Lanes start simultaneously with parallel SoTs, each Lane operates independently and may complete the HS Transmission before the other Lanes, sending an EoT one cycle (two bytes) earlier.

The N PHYs on the receiving end of the Link collect bytes in parallel and feed them into the Lane Management layer. The Lane Management layer reconstructs the original sequence of bytes in the Transmission.

Figure 15, *Figure 16*, and *Figure 17* illustrate a variety of ways an HS Transmission can terminate for different numbers of Lanes and packet lengths.

718

719

720

721

722

723

724

725

726

727

728

729

730

731

732

741

742

743

Number of Bytes, N, transmitted is an integer multiple of 2:



Number of Bytes, N, transmitted is NOT an integer multiple of 2:




Figure 15 One Lane HS Transmission Example (C-PHY)

Number of Bytes, N, transmitted is an integer multiple of 4:




Figure 16 Two Lane HS Transmission Example (C-PHY)




Figure 17 Three Lane HS Transmission Example (C-PHY)

6.2 Multi-DSI Receiver Configuration with DSI Sub-Links

6.2.1 Architecture for a Multi-DSI Receiver Configuration

This Specification optionally supports a DSI Transmitter that connects to two, three, or four DSI Receivers by splitting the DSI Link (split Link) with DSI Sub-Links for either D Option or C Option. This configuration option allows one DSI Transmitter to split into two, three, or four Sub-Links that share a common logical clock. Using a common logical clock usually minimizes skew between separate Sub-Links and one DSI Transmitter, and increases the number of DSI Link connections supported by one DSI Transmitter. Splitting DSI Links increases the number of DSI Receivers connected to one DSI Transmitter in an application processor. As panel resolutions increase, multiple DSI Links are needed in order to route display streams to separate parts of the panel without adding separate DSI Links. Unlike *Section 4*, *Figure 1* where there is a one-to-one association between a DSI Transmitter and a DSI Receiver, the multi-receiver configuration is typically used to connect one DSI Transmitter to one display panel, and the panel module contains multiple DSI Receivers that route display data to separate portions of the panel for fan-out reasons. Implementers can support such a panel either with multiple, separate DSI Links in the Transmitter, or more flexibly with one DSI Transmitter block that can create DSI Sub-Links (see *Figure 18*).




Figure 18 Image Rendered by a Panel Transported by Two DSI Sub-Links

Specification for DSI-2 Version 1.1
16-Dec-2017

The multi-receiver configurations are illustrated in *Figure 19*, *Figure 20*, *Figure 21*, and *Figure 22*. For clarity in these figures, Lane 0 support for Lane reversal is not shown, even though it may be present.

DSI Transmitter configurations that allow a DSI Link to split into Sub-Links shall require the same supported functions as required by this Specification for a DSI Link. If a DSI Link can be split, the Sub-Links shall carry symmetrical, evenly divided Payloads. That is, each Sub-Link carries equal data to the whole panel.

The options for a DSI Transmitter to split based on the DSI Lane count are:

1. A DSI Link with two Lanes may split into only two DSI Sub-Links; each sub-Link has one DSI Lane and shares the common logical DSI Clock. *Figure 19* illustrates this multiple DSI Receiver configuration with two DSI Receivers. Note that the Lane numbers shown in *Figure 19* are referenced to the DSI Receiver. If the DSI Transmitter and DSI Receiver in a Sub-Link include LP Mode Lane reversal, Lane 0 of that Sub-Link shall support Lane reversal.




Figure 19 Example of Two DSI Receivers Connected by One-DSI Lane Sub-Links

763

764

765

766

767

768

769

770

771

772

774

775 776

777

778

779

780

781

2. A DSI Link with three Lanes, or four Lanes with one Lane unconnected, may split into only three DSI Sub-Links; each Sub-Link has one DSI Lane and shares the common logical DSI Clock. *Figure 20* illustrates this multiple DSI Receiver configuration with three DSI Receivers. Note that the Lane numbers shown in *Figure 20* are referenced to the DSI Receiver. If the DSI Transmitter and DSI Receiver in a Sub-Link include LP Mode Lane reversal, Lane 0 of that Sub-Link shall support Lane reversal.




Figure 20 Example of Three DSI Receivers Connected by One-DSI Lane Sub-Links

3. A DSI Link with four Lanes may split in either of two ways:

782

783

784

785

786

787

788

789

1. Into two DSI Sub-Links, each with two DSI Lanes; each Sub-Link shares the common logical DSI Clock. *Figure 21* illustrates this multiple DSI Receiver configuration with four DSI Receivers. Note that the Lane numbers shown in *Figure 21* are referenced to the DSI Receiver. If the DSI Transmitter and DSI Receiver in a Sub-Link include LP Mode Lane reversal, Lane 0 of that Sub-Link shall support Lane reversal.




Figure 21 Example of Two DSI Receivers Connected by Two-DSI Lane Sub-Links

790

791

792

793

794

795

796

797

798

799

800

801

2. Into four DSI Sub-Links, each with one DSI Lane; each Sub-Link shares the common logical DSI Clock. *Figure 22* illustrates this multiple DSI Receiver configuration with four DSI Receivers. Note that the Lane numbers shown in *Figure 22* are referenced to the DSI Receiver. If the DSI Transmitter and DSI Receiver in a Sub-Link include LP Mode Lane reversal, Lane 0 of that Sub-Link shall support Lane reversal.




Figure 22 Example of Four DSI Receivers Connected by Sub-Links of One DSI Lane Each


A byte or word stream is presented to the Lane Distribution Function as illustrated in *Figure 22*. The Lane Distribution Function is unchanged from DSI Multi-Lane configurations shown in *Figure 16* and *Figure 17* (*Section 6.1.2.4*) and earlier in *Section 6.1.2*. The transmitter implementation is responsible for creating parallel byte streams, for example with separate PPI interfaces for each byte stream, or a Link to Sub-Link distribution function built into the DSI Link block.

803 804

6.2.2 Lane Mapping for a Multi-DSI Receiver Configuration

6.2.2.1 D Option Lane Mapping

The byte-to-Lane mapping in *Section 6.1* applies to Sub-Links. A one-Lane Sub-Link transports the byte stream in byte order, and a two-Lane Sub-Link transports the byte stream alternating odd and even bytes to Lanes 0 and 1, respectively, in the same fashion as a two-Lane DSI Link.



Two sub-Links, each with two Lanes/Sub-Link

Figure 23 Conceptual Streams with a Two Sub-Link Distributor

807 808

809

810

812

Mapping bit streams over Sub-Links follows the same guidelines as if the DSI Links were separate. The application processor sends uncompressed pixel data, or compressed bit streams, to the appropriate DSI Transmitter or to the DSI Transmitter configured with DSI Sub-Links. Messaging and control signaling within the application processor upstream of the DSI Transmitter is outside the scope of this Specification.




Figure 24 Conceptual Streams with a Four Sub-Link Distributor


6.2.2.2 C Option Lane Mapping

813

814

815

The word-to-Lane mapping in *Section 6.1.2* applies to Sub-Links. A one-Lane Sub-Link transports the word stream in word order, and a two-Lane Sub-Link transports the byte stream alternating odd and even words to Lanes 0 and 1, respectively, in the same fashion as a two-Lane DSI Link.



Two sub-Links, each with two Lanes/Sub-Link

Figure 25 Conceptual Streams with a Two Sub-Link Distributor for C-PHY

816

818 819

820

821

822

823

Mapping bit streams over Sub-Links follows the same guidelines as if the DSI Links were separate. The application processor sends uncompressed pixel data, or compressed bit streams, to the appropriate DSI Transmitter or to the DSI Transmitter configured with DSI Sub-Links. Messaging and control signaling within the application processor upstream of the DSI Transmitter is outside the scope of this Specification.




Figure 26 Conceptual Streams with a Four Sub-Link Distributor with C-PHY

16-Dec-2017

6.2.3 Video Mode Lane Timing for a DSI Sub-Link

824

825

826

828

829

830

831

832

833

834

835

The following diagram illustrates the timing for a multi-DSI Receiver configuration. In *Figure 27*, two DSI Receivers will receive data. There will be a skew between Lanes, dependent on position of data in the DSI Transmitter buffer and resulting from physical layer channel effects.

In no case should the skew exceed the HFP blanking period. However, this Specification makes no requirement on the Lane-to-Lane skew and the Sub-Link to Sub-Link skew between DSI Sub-Links. Implementers should refer to the panel specification for a specific limit to ensure interoperability.

The host shall transport video data on Sub-Links simultaneously. *Figure 27* shows an example of the host timing, where each raster-scanned line fills a line time on each Sub-Link equally.




Figure 27 Example of Defined Lane Skew for a Two Sub-Link Configuration

Each Sub-Link shall duplicate the horizontal and vertical synchronization packets (HSS, HSE, VSS, and VSE) across all Links to preserve video timing to all portions of the panel.

837

838

839

840

841

842

843

844

845

846

847

848

849

850

6.2.3.1 Command Mode Use with DSI Sub-Links in a Multi-DSI Receiver Configuration (Informative)

Each Sub-Link transports data based on memory writes using appropriate DCS commands [MIP101]. A panel spans the paired coordinates (0, 0) to (HxN - 1, V - 1), where H is the horizontal pixel size addressed by each Sub-Link, V is the vertical pixel dimension of the display panel, and N is the number of Sub-Links. Data is written to each Sub-Link with appropriate addressing. The manner of addressing each Sub-Link is outside the scope of this Specification.

The frame buffer addressed by any Sub-Link is independent of adjoining Sub-Links. Figure 28 shows two memory map diagrams, the top one depicting the host frame and the bottom one depicting a two-Sub-Link panel module. The coordinates of the update region for each Sub-Link are highlighted in the Panel diagram.




Figure 28 Example Coordinates for Memory Updates Over Two DSI Sub-Links

In the Figure 28 example, a host (GPU) maps a frame for the entire DSI Link into coordinates divided between two Sub-Links. The example suggests updating a region with corners at (a, b) and (c, d) in the host frame memory. The upper left corner (a, b) in the host maps to (a, b) in the Sub-Link for the left-side of the panel, but the lower right horizontal coordinate is limited to H-1. The right-side Sub-Link begins its address at (0, b) and can address the remainder of the host update region to the lower right dimensions (c - H, d).

Specification for DSI-2 Version 1.1
16-Dec-2017

7 Low-Level Protocol Errors and Contention

- For DSI systems there is a possibility that EMI, ESD, or other transient-error mechanisms might cause one end of the Link to go to an erroneous state, or for the Link to transmit corrupted data.
- In some cases, a transient error in a state machine, or in a clock or data signal, may result in detectable low-
- level protocol errors that indicate associated data is, or is likely to be, corrupt. Mechanisms for detecting and
- responding to such errors are detailed in the following Sections.
- In other cases, a bidirectional PHY that should be receiving data could begin transmitting while the authorized transmitter is simultaneously driving the same data line, causing contention and lost data.
- This Section documents the minimum required functionality for recovering from certain low-level protocol
- errors and contention. Low-level protocol errors are detected by logic in the PHY, while contention problems
- are resolved using contention detectors and timers. Actual contention in DSI-based systems will be very rare.
- In most cases, the appropriate use of timers enables recovery from a transient contention situation.
- Note that contention-related features are of no benefit for unidirectional DSI Links. However, the "common
- mode fault" can still occur in unidirectional systems.
- The following Sections specify the minimum required functionality for detection of low-level protocol errors,
- for contention recovery, and associated timers for Host Processors and peripherals using DSI.

7.1 Low-Level Protocol Errors

- Logic in the PHY can detect some classes of low-level protocol errors. These errors shall be communicated to the Protocol layer via the PHY-Protocol Interface. The following errors shall be identified and stored by the peripheral as status bits for later reporting to the Host Processor:
- SoT Error

866

867

- SoT Sync Error
- EoT Sync Error
- Escape Mode Entry Command Error
- LP Transmission Sync Error
- False Control Error
- See also summary in *Table 7*. The mechanism for reporting and clearing these error bits is detailed in *Section 8.10.7*. Note that unidirectional DSI peripherals are exempt from the reporting requirement, since
- they cannot report such errors to the Host Processor.

878

879

880

881

882

883

884

885 886

887

888

889

890

891

892

893

894

7.1.1 SoT Error

The leader sequence for Start of High-Speed Transmission (SoT) is fault tolerant for any single-bit error, and for some multi-bit errors. The received synchronization bits and following data packet might therefore still be uncorrupted if an error is detected, but confidence in the integrity of Payload data is lower. This condition shall be communicated to the protocol with *SoT Error* flag.

Table 1 Sequence of Events to Resolve SoT Error (HS RX Side)

PHY	Protocol
Detect SoT Error	_
Assert SoT Error flag to protocol	Receive and store SoT Error flag
_	Send SoT Error in Acknowledge and Error Report packet, if requested; take no other action based on received HS Transmission

SoT Error is detected by the peripheral PHY. If an acknowledge response is expected, the peripheral shall send a response using Data Type 0x02 (Acknowledge and Error Report) and set the SoT Error bit in the return packet to the Host Processor. The peripheral should take no other action based on the potentially corrupted received HS Transmission.

7.1.2 SoT Sync Error

If the SoT leader sequence is corrupted in a way that proper synchronization cannot be expected, *SoT Sync Error* shall be flagged. Subsequent data in the HS Transmission is probably corrupt and should not be used.

Table 2 Sequence of Events to Resolve SoT Sync Error (HS RX Side)

PHY	Protocol
Detect SoT Sync Error	_
Assert SoT Sync Error to protocol	Receive and store SoT Sync Error flag
May choose not to pass corrupted data to Protocol layer	Send SoT Sync Error with Acknowledge and Error Report packet if requested; take no other action based on received Transmission

SoT Sync Error is detected by the peripheral PHY. If an acknowledge response is expected, the peripheral shall send a response using Data Type 0x02 (*Acknowledge and Error Report*) and set the *SoT Sync Error* bit in the return packet to the Host Processor. Since data is probably corrupted, no command shall be interpreted or acted upon in the peripheral. No WRITE activity shall be undertaken in the peripheral.

7.1.3 EoT Sync Error

- EoT Sync Error is not applicable to C-PHY.
- DSI is a byte-oriented protocol. All uncorrupted HS Transmissions contain an integer number of bytes. If, during EoT sequence, the peripheral PHY detects that the last byte does not match a byte boundary, *EoT Sync Error* shall be flagged. If an *Acknowledge* response is expected, the peripheral shall send an *Acknowledge* and *Error Report* packet. The peripheral shall set the *EoT Sync Error* bit in the Error Report bytes of the return packet to the Host Processor.
- If possible, the peripheral should take no action, especially WRITE activity, in response to the intended command. Since this error is not recognized until the end of the packet, some irreversible actions may take place before the error is detected.

Specification for DSI-2 Version 1.1

16-Dec-2017

Table 3 Sequence of Events to Resolve EoT Sync Error (HS RX Side)

Receiving PHY	Receiving Protocol
Detect EoT Sync Error	_
Notify Protocol of EoT Sync Error	Receive and store EoT Sync Error flag
-	Ignore HS Transmission if possible; assert <i>EoT</i> Sync Error if Acknowledge is requested

7.1.4 Escape Mode Entry Command Error

If the Link begins an Escape Mode sequence, but the Escape Mode Entry command is not recognized by the receiving PHY Lane, the receiver shall flag *Escape Mode Entry Command* error. This scenario could be a legitimate command, from the transmitter point of view, that's not recognized or understood by the receiving protocol. In bidirectional systems, receivers in both ends of the Link shall detect and flag unrecognized Escape Mode sequences. Only the peripheral reports this error.

Table 4 Sequence of Events to Resolve Escape Mode Entry Command Error (RX Side)

Receiving PHY	Receiving Protocol
Detect Escape Mode Entry Command Error	-
Notify Protocol of Escape Mode Entry Command Error	Observe Escape Mode Entry Command Error flag
Go to Escape Wait until Stop state is observed	Ignore Escape Mode Transmission (if any)
Observe Stop state	-
Return to LP-RX Control mode	set Escape Mode Entry Command Error bit

7.1.5 LP Transmission Sync Error

This error flag is asserted if received data is not synchronized to a byte boundary at the end of Low-Power Transmission. In bidirectional systems, receivers in both ends of the Link shall detect and flag LP Transmission Sync errors. Only the peripheral reports this error.

Table 5 Sequence of Events to Resolve LP Transmission Sync Error (RX Side)

Receiving PHY	Receiving Protocol
Detect LP Transmission Sync Error	-
Notify Protocol of LP Transmission Sync Error	Receive LP Transmission Sync Error flag
Return to LP-RX Control mode until Stop state is observed	Ignore Escape Mode Transmission if possible, set appropriate error bit and wait

910

911

912

913

903

904 905

906 907

908

7.1.6 False Control Error

915

If a peripheral detects LP-10 (LP request) not followed by the remainder of a valid escape or turnaround sequence, or if it detects LP-01 (HS request) not followed by a bridge state (LP-00), a False Control Error shall be captured in the error status register and reported back to the host after the next BTA. This error should be flagged locally to the receiving protocol layer, e.g. when a host detects LP-10 not followed by the remainder of a valid escape or turnaround sequence.

920

Table 6 Sequence of Events to Resolve False Control Error (RX Side)

Receiving PHY	Receiving Protocol
Detect False Control Error	_
Notify Protocol of False Control Error	Observe False Control Error flag, set appropriate error bit and wait
Ignore Turnaround or Escape Mode request	-
Remain in LP-RECEIVE STATE Control mode until Stop state is observed	_

921

Table 7 Low-Level Protocol Error Detection and Reporting

	HS Unidirectional, LP Unidirectional, no Escape Mode				,
Error Detected	Host Processor	Peripheral	Host Processor	Peripheral	
SoT Error	NA	Detect, no report	NA	Detect and report	
SoT Sync Error	NA	Detect, no report	NA	Detect and report	
EoT Sync Error	NA	Detect, no report	NA	Detect and report	
Escape Mode Entry Command Error	No	No	Detect and flag	Detect and report	
LP Transmission Sync Error	No	No	Detect and flag	Detect and report	
False Control Error	No	No	Detect and flag	Detect and report	

Specification for DSI-2 Version 1.1

16-Dec-2017

7.2 Contention Detection and Recovery

Contention is a potentially serious problem that, although very rare, could cause the system to hang and force a hard reset or power off / on cycle to recover. DSI specifies two mechanisms to minimize this problem and enable easier recovery: contention detectors in the PHY for LP Mode contention, and timers for other forms of contention and common-mode faults.

7.2.1 Contention Detection in LP Mode

In bidirectional Links, contention detectors in the PHY shall detect two types of contention faults: LP High
Fault and LP Low Fault. Refer to [MIPI04] or [MIPI08] for definitions of LP High and LP Low faults. The
peripheral shall set Contention Detected in the Error Report bytes, when it detects either of the contention
faults.

Annex A provides detailed descriptions and state diagrams for PHY-based detection and recovery procedures
 for LP contention faults. The state diagrams show a sequence of events beginning with detection, and ending
 with return to normal operation.

7.2.2 Contention Recovery Using Timers

The PHY cannot detect all forms of contention. Although they do not directly detect contention, the use of appropriate timers ensures that any contention that does happen is of limited duration. The peripheral shall set *Peripheral Timeout Error* in the Error Report bytes, when the peripheral detects either HS RX Timer or LP TX Timer – Peripheral, defined in *Section 7.2.2.1*, has expired.

The time-out mechanisms described in this Section are useful for recovering from contention failures, without forcing the system to undergo a hard reset (power off-on cycle).

7.2.2.1 Summary of Required Contention Recovery Timers

Table 8 specifies the minimum required set of timers for contention recovery in a DSI system.

Table 8 Required Timers and Timeout Summary

Timer	Timeout	Abbreviation	Requirement
HS RX Timer	HS RX Timeout	HRX_TO	R in bidirectional peripheral
HS TX Timer	HS TX Timeout	нтх_то	R in host
LP TX Timer – Peripheral	LP_TX-P Timeout	LTX-P_TO	R in bidirectional peripheral
LP RX Timer – Host Processor	LP_RX-H Timeout	LRX-H_TO	R in host

7.2.2.2 HS RX Timeout (HRX_TO) in Peripheral

This timer is useful for recovering from some transient errors that may result in contention or common-mode fault. The HRX_TO timer directly monitors the time a peripheral's HS receiver stays in High-Speed mode. It is programmed to be longer than the maximum duration of a High-Speed Transmission expected by the peripheral receiver. HS RX timeout will signal an error during HS RX mode if EoT is not received before the timeout expires.

Combined with HTX_TO, these timers ensure that a transient error will limit contention in HS mode to the timeout period, and that the bus will return to a normal LP state. The Timeout value is protocol specific. HS RX Timeout shall be used for Bidirectional Links, and for Unidirectional Links with Escape Mode. HS RX Timeout is recommended for all DSI peripherals, and is required for all bidirectional DSI peripherals.

940

941

942

943

944

945

947

948

949

953

954

955

956

957

958

959

960

961

962

963

964 965

966

967

968

969

970

Table 9 Sequence of Events for HS RX Timeout (Peripheral initially HS RX)

Host Processor Side	Peripheral Side
Drives bus HS-TX	HS RX Timeout Timer Expires
-	Transition to LP-RX
End HS Transmission normally, or HS-TX timeout	Peripheral waits for <i>Stop</i> state before responding to bus activity
Transition to Stop state (LP-11)	Observe Stop state and flag error

During this mode, the HS clock is active and can be used for the HS RX Timer in the peripheral.

The LP High Fault and LP Low Fault are caused by both sides of the Link transmitting simultaneously. Note, the LP High Fault and LP Low Fault are only applicable for bidirectional Data Lanes.

The Common Mode fault occurs when the transmitter and receiver are not in the same communication mode, e.g. the transmitter (Host Processor) is driving LP-01 or LP-10 while the receiver (peripheral) is in HS-RX mode with terminator connected. There is no contention, but the receiver will not capture transmitted data correctly. This fault may occur in both bidirectional Lanes and unidirectional Lanes. After HS RX timeout, the peripheral returns to LP-RX mode and normal operation may resume. Note that in the case of a common-mode fault, there may be no DSI serial clock from the Host Processor. Therefore, another clock source for HRX_TO timer may be required.

7.2.2.3 HS TX Timeout (HTX TO) in Host Processor

This timer is used to monitor a Host Processor's own length of HS Transmission. It is programmed to be longer than the expected maximum duration of a High-Speed Transmission. The maximum HS Transmission length is protocol-specific. If the timer expires, the processor forces a clean termination of HS Transmission and enters EoT sequence, then drives LP-11 state. This timeout is required for all Host Processors.

Table 10 Sequence of Events for HS TX Timeout (Host Processor initially HS TX)

Host Processor Side	Peripheral Side
Host Processor in HS TX mode	Peripheral in HS RX mode
HS TX Timeout Timer expires, forces EoT	-
Host Processor drives Stop state (LP-11)	Peripheral observes EoT and Stop state (LP-RX)

Note that the peripheral HS-RX timeout (see *Section 7.2.2.2*) should be set to a value shorter than the Host Processor's HS-TX timer, so that the peripheral has returned to LP-RX state and is ready for further commands following receipt of LP-11 from the Host Processor.

Specification for DSI-2 Version 1.1

16-Dec-2017

7.2.2.4 LP TX-Peripheral Timeout (LTX-P_TO)

This timer is used to monitor the peripheral's own length of LP Transmission (bus possession time) when in LP TX mode. The maximum Transmission length in LP TX is determined by protocol and data formats. This timeout is useful for recovering from LP-contention. LP TX-Peripheral Timeout is required for bidirectional peripherals.

Table 11 Sequence of Events for LP TX-Peripheral Timeout (Peripheral initially LP TX)

Host Processor Side	Peripheral Side
(possible contention)	Peripheral in LP TX mode
-	LP TX-P Timeout Timer Expires
-	Transition to LP-RX
Detect contention, or Host LP-RX Timeout	Peripheral waits for <i>Stop</i> state before responding to bus activity
Drive LP-11 Stop state	Observe Stop state in LP-RX mode

Note that Host Processor LP-RX timeout (see *Section 7.2.2.5*) should be set to a *longer* value than the peripheral's LP-TX-P timer, so that the peripheral has returned to LP-RX state and is ready for further commands following receipt of LP-11 from the Host Processor.

7.2.2.5 LP-RX Host Processor Timeout (LRX-H_TO)

The LP-RX timeout period in the Host Processor shall be greater than the LP TX-Peripheral timeout. Since both timers begin counting at approximately the same time, this ensures the peripheral has returned to LP-RX mode and is waiting for bus activity (commands from Host Processor, etc.) when LP-RX timer expires in the host. The timeout value is protocol specific. This timer is required for all Host Processors.

Table 12 Sequence of Events for Host Processor Wait Timeout (Peripheral initially TX)

Host Processor Side	Peripheral Side
Host Processor in LP RX mode	(peripheral LP-TX timeout)
Host Processor LP-RX Timer expires	Peripheral waiting in LP-RX mode
Host Processor drives Stop state (LP-11)	Peripheral observes Stop state in LP-RX mode

971

972

973

974 975

977 978

979

980

981

982

986

987

988

989

991

992

993

994

7.3 Additional Timers

Additional timers are used to detect bus turnaround problems and to ensure sufficient wait time after a RESET Trigger Message is sent to the peripheral.

7.3.1 Turnaround Acknowledge Timeout (TA_TO)

When either end of the Link issues BTA (Bus Turn-Around), its PHY shall monitor the sequence of Data Lane states during the ensuing turnaround process. In a normal BTA sequence the turnaround completes within a bounded time, with the other end of the Link finally taking bus possession and driving LP-111 (*Stop* state) on the bus. If the sequence is observed not to complete (by the previously-transmitting PHY) within the specified time period, the timer TA_TO expires. The side of the Link that issued the BTA then begins a recovery procedure, or re-sends BTA. The specified period shall be longer than the maximum possible turnaround delay for the unit to which the turnaround request was sent. TA_TO is an optional timer.

Table 13 Sequence of Events for BTA Acknowledge Timeout (Peripheral initially TX)

Host Processor Side	Peripheral Side
Host in LP RX mode	Peripheral in LP TX mode
-	Send Turnaround back to Host
(no change)	Turnaround Acknowledgement Timeout
-	Transition to LP-RX

Table 14 Sequence of Events for BTA Acknowledge Timeout (Host Processor Initially TX)

Host Processor Side	Peripheral Side
Host Processor in HS TX or LP TX mode	Peripheral in LP RX mode
Request Turnaround	-
Turnaround Acknowledgement Timeout	(no change)
Return to Stop state (LP-111)	-

996

7.3.2 Peripheral Reset Timeout (PR_TO)

When a peripheral is reset, it requires a period of time before it is ready for normal operation. This timer is programmed with a value longer than the specified time required to complete the reset sequence. After it expires, the host may resume normal operation with the peripheral. The timeout value is peripheral-specific. This is an optional timer.

Table 15 Sequence of Events for Peripheral Reset Timeout

Host Processor Side	Peripheral Side
Send Reset Entry command	Receive Reset Entry Command
Return to Stop state (LP-111)	Initiate reset sequence
-	Complete reset sequence
Peripheral Reset Timeout	-
Resume Normal Operation.	Wait for bus activity

7.3.3 Peripheral Response Timeout (PRESP TO)

Due to design architecture limitations a peripheral might not be able to respond to certain received packets or requests immediately, and might require some time before being able to respond properly. The duration of this delay is beyond the scope of this document.

One example of this situation is when a multi-bit ECC error occurs on a READ request. If the READ request is followed immediately by a BTA, the peripheral might transmit BTA Accept, followed by a READ Response, when the peripheral should have transmitted Acknowledge and Error Report to notify the Host Processor of the error condition.

To allow a Host Processor to account for this delay, the manufacturer of a peripheral shall define a Peripheral Response Timeout (PRESP_TO) to indicate the time necessary after an event until the peripheral can be expected to correctly process received packets, or provide a proper response. A different value for PRESP_TO may be defined for each of the following cases:

- Bus Turn Around
- LPDT READ Request
- LPDT WRITE Request
- HS READ Request
- HS WRITE Request

PRESP_TO begins when the Host Processor returns to the LP-11 state after the occurrence of any of the previous events. The value of PRESP_TO is specific to the peripheral and beyond the scope of this document.

Each case shall be documented by the peripheral manufacturer in the peripheral data sheet or product documentation. The Host Processor shall wait for the PRESP_TO of the peripheral to expire after any of the previously indicated events before transmitting any other packets or messages, including BTA.

997

998

999

1000

1001

1002

1003

1004

1005

1006

1008

1009

1010 1011

1012

1013

1014

1015

1016

1017

1018

1019

16-Dec-2017

1028

1029 1030

1031

1032

1033

1034

1035

1036

7.4 Acknowledge and Error Reporting Mechanism

In a bidirectional Link the peripheral monitors Transmissions from the Host Processor, using detection features and timers specified in this Section. Error information related to the Transmission shall be stored in the peripheral. Errors from multiple Transmissions shall be stored and accumulated until a BTA following a Transmission provides the opportunity for the peripheral to report errors to the Host Processor.

The Host Processor may request a command acknowledge and error information related to any Transmission by asserting Bus Turnaround with the Transmission. The peripheral shall respond with ACK Trigger Message if there are no errors, and with *Acknowledge and Error Report* packet if any errors were detected in previous Transmissions. Appropriate flags shall be set to indicate what errors were detected on the preceding Transmissions. If the Transmission was a Read request, the peripheral shall return READ data without issuing additional ACK Trigger Message or an *Acknowledge and Error Report* packet if no errors were detected. If there was an error in the Read request the peripheral shall return the appropriate *Acknowledge and Error Report*, unless the error was a single-bit correctable error. In that case, the peripheral shall return the requested READ data packet followed by *Acknowledge and Error Report* packet with appropriate error bits set.

- Once errors are reported, the Error Register shall have all bits set to zero.
- See Section 8.10.1 for more detail on Acknowledge and Error Report protocols.

Specification for DSI-2 Version 1.1
16-Dec-2017

8 DSI Protocol

On the transmitter side of a DSI Link parallel data, signal events, and commands are converted in the Protocol layer to packets, following the packet organization documented in this Section. The Protocol layer appends packet-protocol information and headers, and then sends complete bytes through the Lane Management layer to the PHY. Packets are serialized by the PHY and sent across the serial Link. The receiver side of a DSI Link performs the converse of the transmitter side, decomposing the packet into parallel data, signal events and commands.

If there are multiple Lanes, the Lane Management layer distributes bytes to separate PHYs, one PHY per Lane, as described in *Section 5.3*. Packet protocol and formats are independent of the number of Lanes used.

8.1 Multiple Packets per Transmission

8.1.1 D Option: Multiple Packets per Transmission

In its simplest form, a Transmission may contain one packet. If many packets are to be transmitted, the overhead of frequent switching between LPS and High-Speed Mode will severely limit bandwidth if packets are sent separately, e.g. one packet per Transmission.

The DSI protocol permits multiple packets to be concatenated, which substantially boosts effective bandwidth. This is useful for events such as peripheral initialization, where many registers may be loaded with separate write commands at system startup.

There are two modes of data Transmission, HS and LP Transmission modes, at the PHY layer. Before an HS Transmission can be started, the transmitter PHY issues an SoT sequence to the receiver. After that, data or command packets can be transmitted in HS mode. Multiple packets may exist within a single HS Transmission, and the end of Transmission is always signaled at the PHY layer using a dedicated EoT sequence. In order to enhance the overall robustness of the system, DSI defines a dedicated EoT packet (EoTp) at the protocol layer (*Section 1*) for signaling the end of HS Transmission. For backwards compatibility with earlier DSI systems, the capability of generating and interpreting this EoTp can be enabled or disabled. The method of enabling or disabling this capability is out of scope for this document. PHY-based EoT and SoT sequences are defined in [*MIP104*] or [*MIP108*].

The top diagram in *Figure 29* illustrates a case where multiple packets are being sent separately with EoTp support disabled. In HS mode, time gaps between packets shall result in separate HS Transmissions for each packet, with an SoT, LPS, and EoT issued by the PHY layer between packets. This constraint does not apply to LP Transmissions. The bottom diagram in *Figure 29* demonstrates a case where multiple packets are concatenated within a single HS Transmission.

1053

1054 1055

1056

1057

1058

1059

1061

1062

1063

1064

1065

1067

1068

1069

1070

1071

1072

1073

1074

1075

1076

1077

1078




Figure 29 HS Transmission Examples with EoTp disabled

Figure 30 depicts HS Transmission cases where EoTp generation is enabled. In the figure, EoT short packets are highlighted in red. The top diagram illustrates a case where a host is intending to send a short packet followed by a long packet using two separate Transmissions. In this case, an additional EoT short packet is generated before each Transmission ends. This mechanism provides a more robust environment, at the expense of increased overhead (four extra bytes per Transmission) compared to cases where EoTp generation is disabled, i.e. the system only relies on the PHY layer EoT sequence for signaling the end of HS Transmission. The overhead imposed by enabling EoTp can be minimized by sending multiple long and short packets within a single Transmission as illustrated by the bottom diagram in Figure 30.




Figure 30 HS Transmission Examples with EoTp enabled

16-Dec-2017

8.1.2 C Option: Multiple Packets per Transmission

1079

1080

1081

1083

1084

1085

1086

1087

1088

1089

1090 1091

1092

1093

1094

1095

1096

In its simplest form, a Transmission may contain one packet. If many packets are to be transmitted, the overhead of frequent switching between LPS and High-Speed Mode will severely limit bandwidth if packets are sent separately, e.g. one packet per Transmission.

The DSI protocol permits multiple packets to be concatenated, which substantially boosts effective bandwidth. This is useful for events such as peripheral initialization, where many registers may be loaded with separate write commands at system startup.

There are two modes of data Transmission, HS and LP Transmission modes, at the PHY layer. Before an HS Transmission can be started, the transmitter PHY issues an SoT sequence to the receiver. After that, data or command packets can be transmitted in HS mode. Multiple packets may exist within a single HS Transmission, and the end of Transmission is always signaled at the PHY layer using a dedicated EoT sequence. PHY-based EoT and SoT sequences are defined in [MIP107].

The top diagram in *Figure 31* illustrates a case where multiple packets are being sent separately. In HS mode, time gaps between packets shall result in separate HS Transmissions for each packet, with an SoT, LPS, and EoT issued by the PHY layer between packets. This constraint does not apply to LP Transmissions. The bottom diagram in *Figure 31* demonstrates a case where multiple packets are concatenated within a single HS Transmission. SSS shall precede Packet Header and Payload, as described in *Section 8.4.2*.




Figure 31 HS Transmission Examples (C-PHY)

1101

1102

1103

1104

1105

1106

1107

1108

1109

1110

1112

1115

1116

1117 1118

1119

1121

1122

1123

1124

1125

1126

1127

1128

1129 1130

1131

1132

1133

8.2 Packet Composition

8.2.1 D Option: Packet Composition

The first byte of the packet, the Data Identifier (DI), includes information specifying the type of the packet.

For example, in Video Mode systems in a display application the logical unit for a packet may be one horizontal display line. Command Mode systems send commands and an associated set of parameters, with the number of parameters depending on the command type.

Packet sizes fall into two categories:

- Short packets are four bytes in length including the ECC. Short packets are used for most Command Mode commands and associated parameters. Other Short packets convey events like H Sync and V Sync edges. Because they are Short packets they can convey accurate timing information to logic at the peripheral.
- **Long packets** specify the Payload length using a two-byte Word Count field. Payloads may be from 0 to 2¹⁶ 1 bytes long. Therefore, a Long packet may be up to 65,541 bytes in length. Long packets permit Transmission of large blocks of pixel or other data.

A special case of Command Mode operation is video-rate (update) streaming, which takes the form of an arbitrarily long stream of pixel or other data transmitted to the peripheral. As all DSI transactions use packets, the video stream shall be broken into separate packets. This "packetization" may be done by hardware or software. The peripheral may then reassemble the packets into a continuous video stream for display.

The *Set Maximum Return Packet Size* command allows the Host Processor to limit the size of response packets coming from a peripheral. See *Section 8.8.10* for a description of the command.

8.2.2 C Option: Packet Composition

The first byte of the packet, the Data Identifier (DI), includes information specifying the type of the packet. For example, in Video Mode systems in a display application the logical unit for a packet may be one horizontal display line. Command Mode systems send commands and an associated set of parameters, with the number of parameters depending on the command type.

Packet sizes fall into two categories:

- Short packets are four bytes in length including the ECC in LP Transmission and six bytes in
 length including the Packet Header CRC and reserved bits in HS Transmission. Short packets are
 used for most Command Mode commands and associated parameters. Other Short packets convey
 events like H Sync and V Sync edges. Because they are Short packets they can convey accurate
 timing information to logic at the peripheral.
- Long packets specify the Payload length using a two-byte Word Count field. Payloads may be from 0 to 2¹⁶ 1 bytes long. Therefore, a Long packet may be up to 65,541 bytes in length. Long packets permit Transmission of large blocks of pixel or other data.

A special case of Command Mode operation is video-rate (update) streaming, which takes the form of an arbitrarily long stream of pixel or other data transmitted to the peripheral. As all DSI transactions use packets, the video stream shall be broken into separate packets. This "packetization" may be done by hardware or software. The peripheral may then reassemble the packets into a continuous video stream for display.

The Set Maximum Return Packet Size command allows the Host Processor to limit the size of response packets coming from a peripheral. See Section 8.8.10 for a description of the command.

Specification for DSI-2 Version 1.1
16-Dec-2017

8.3 Endian Policy

8.3.1 D Option: Endian Policy

All packet data traverses the interface as bytes. Sequentially, a transmitter shall send data LSB first, MSB last. For packets with multi-byte fields the least significant byte shall be transmitted first, unless otherwise specified.

Figure 32 shows a complete Long Packet data Transmission. Note, the figure shows the byte values in standard positional notation, while the bits are shown in chronological order with the LSB on the left, the MSB on the right and time increasing left to right.

See Section 8.4.1.1 for a description of the Long Packet format.

DI	WC (LS Byte)	WC (MS Byte)	ECC	Data	CRC (LS Byte)	CRC (MS Byte)
0x29	0x01	0x00	0x06	0x01	0x0E	0x1E
1 0 0 1 0 1 0 0	1 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 1 1 0 0 0 0 0	1 0 0 0 0 0 0 0 0	0 1 1 1 0 0 0 0	0 1 1 1 1 0 0 0
L M	L	М	L M	L M	L	М
s s	S	S	s s	s s	S	s
В В	В	В	В В	В В	В	В
1	I	·		I	i	i
			Time	_		

Figure 32 Endian Example (Long Packet)

8.3.2 C Option: Endian Policy

All packet data traverses the interface as bytes. Sequentially, a transmitter shall send data LSB first, MSB last. For packets with multi-byte fields the least significant byte shall be transmitted first, unless otherwise specified.

Figure 33 and *Figure 34* show a complete Long Packet data Transmission in Escape Mode and High Speed Mode operation, respectively. Note, the figure shows the byte values in standard positional notation, while the bits are shown in chronological order with the LSB on the left, the MSB on the right and time increasing left to right.

See Section 8.4.2.1 and Section 8.4.2.3 for a description of the Long Packet format.

DI	WC (LS Byte)	WC (MS Byte)	ECC	Data	CRC (LS Byte)	CRC (MS Byte)		
0x29	0x01	0x00	0x06	0x01	0x0E	0x1E		
1 0 0 1 0 1 0 0	1 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 1 1 0 0 0 0 0	1 0 0 0 0 0 0 0	0 1 1 1 0 0 0 0	0 1 1 1 1 0 0 0		
L M	L	М	L M	L M	L	м		
s s	S	S	s s	s s	S	S		
В В	В	В	В В	в в	В	В		
i	i		l	l	l	1		
Timo								

Figure 33 Endian Example of Long Packet Transfer (C-PHY)

60

1151

1152

1137

1138

1139

1140

1141 1142

1143 1144

1145

1146

1147 1148

1149

In High Speed mode operation, all packet data traverses the interface as multiples of 2 bytes. If a packet contains an odd number of bytes, then the Host Processor shall insert a Filler Byte of 0x00 at the end of the packet.

0	Data ID	WC (LS Byte) 3	SSDC 0 3	WC 4 ^(LS byte) 7	WC (MS Byte)	SSDC 4 7	PH-CRC 11	SSDC 8 11
	0x29	0x1	0x8	0x0	0x00	8x0	0xC6A	0x8
1 (0 0 1 0 1 0 0	1 0 0 0	0 0 0 1	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 1	0 1 0 1 0 1 1 1 0 0 1 1	0 0 0 1
L			М	L		М	L	М
is			S	S		S	S	s i
l B			В	ΙB		В	В	в

Data	Payload Checksum (LS Byte)	Payload Checksum (MS Byte)	Filler Byte (if required)		
0x01	0x0E	0x1E	0x00		
1 0 0 0 0 0 0 0	0 1 1 1 0 0 0 0	0 1 1 1 1 0 0 0	0 0 0 0 0 0 0 0		
L M'L					
S		Į S	S I		
I B	В	l B	BI		

1157 1158

1154 1155

Figure 34 Endian Example of Long Packet Transfer with Filler Byte (C-PHY)

8.4 General Packet Structure

1159

1160

1161

1162

1163

1164

1165

1166

1167

1168 1169

1170

1171

11721173

1174

8.4.1 D Option: General Packet Structure

Two packet structures are defined for low-level protocol communication: Long Packets and Short Packets. For both packet structures, the Data Identifier is always the first byte of the packet.

8.4.1.1 D-PHY Long Packet Format

Figure 35 shows the structure of the Long Packet. A Long Packet shall consist of three elements: a 32-bit Packet Header (PH), an application-specific Data Payload with a variable number of bytes, and a 16-bit Packet Footer (PF). The Packet Header is further composed of three elements: an 8-bit Data Identifier, a 16-bit Word Count, and 8-bit ECC. The Packet Footer has one element, a 16-bit checksum. Long packets can be from 6 to 65,541 bytes in length.




Figure 35 Long Packet Structure

The Data Identifier defines the Virtual Channel for the data and the Data Type for the application specific Payload data. See *Section 8.7.2* through *Section 8.10* for descriptions of Data Types.

The Word Count defines the number of bytes in the Data Payload between the end of the Packet Header and the start of the Packet Footer. Neither the Packet Header nor the Packet Footer shall be included in the Word Count.

The Error Correction Code (ECC) byte allows single-bit errors to be corrected, and 2-bit errors to be detected, in the Packet Header. This includes both the Data Identifier and Word Count fields.

1178

1179

1180

1181

1182

1183

1184

1185

1186

1187

1191

1192

After the end of the Packet Header, the receiver reads the next Word Count * bytes of the Data Payload.

Within the Data Payload block, there are no limitations on the value of a data word, i.e. no embedded codes are used.

Once the receiver has read the Data Payload it reads the Checksum in the Packet Footer. The Host Processor shall always calculate and transmit a Checksum in the Packet Footer. Peripherals are not required to calculate a Checksum. Also note the special case of zero-byte Data Payload: if the Payload has length 0, then the Checksum calculation results in the value 0xFFFF. If the Checksum is not calculated, the Packet Footer shall consist of two bytes of all zeros (0x0000). See *Section 9* for more information on calculating the Checksum.

In the generic case, the length of the Data Payload shall be a multiple of bytes. In addition, each data format may impose additional restrictions on the length of the Payload data, e.g. multiple of four bytes.

Each byte shall be transmitted least significant bit first. Payload data may be transmitted in any byte order, restricted only by data format requirements. Multi-byte elements, such as Word Count and Checksum, shall be transmitted least significant byte first.

8.4.1.2 D-PHY Short Packet Format

Figure 36 shows the structure of the Short Packet. See *Section 8.7.2* through *Section 8.9* for descriptions of the Data Types. A Short Packet shall contain an 8-bit Data ID, followed by two command or data bytes, and an 8-bit ECC; a Packet Footer shall not be present. Short packets shall be four bytes in length.

The Error Correction Code (ECC) byte allows single-bit errors to be corrected, and 2-bit errors to be detected, in the Short Packet.




Figure 36 Short Packet Structure

Specification for DSI-2 Version 1.1
16-Dec-2017

8.4.2 C Option: General Packet Structure

- Two packet structures are defined for low-level protocol communication: Long Packets and Short Packets.

 For both packet structures, the Data Identifier is always the first byte of the packet.
- The packet structure is different between HS Transmission and Escape mode Transmission. In HS 1197 1198 Transmission through C-PHY, a corrupted three-phase-encoded wire state in the Packet Header may result in more than 2 data bits corrupted in the Packet Header received by the peripheral. Since the Packet Header 1199 ECC cannot detect more than 2 bits errors, a separate structure is used to detect any errors caused by a single 1200 three-phase-encoded wire state. In Escape mode Transmission, the packet structure remains the same as in 1201 [MIP106]. A corrupted one-spaced-hot-encoded wire state during the Transmission of the Packet Header 1202 only results in one corrupted data bit. Hence the ECC is still used to detect 1 or 2 bits errors in the Packet 1203 Header transmitted in Escape Mode. 1204

8.4.2.1 C-PHY Long Packet Format in High Speed Mode

Figure 37 shows the structure of the Long Packet transmitted in High Speed Mode. A High Speed mode Long Packet shall consist of three elements: a 48-bit Packet Header (PH), an application-specific Data Payload with a variable number of bytes, and a 16-bit Packet Footer (PF). The Packet Header is further composed of four elements: an 8-bit Data Identifier, a 16-bit Word Count, a 12-bit SSDC and a 12-bit checksum. The Packet Header checksum and SSDC allow a single 3-phase encoded wire state error in the Packet Header to be detected. The Packet Footer has one element, a 16-bit checksum. High Speed mode Long Packets can be from 8 to 65,543 bytes in length.

1205

1206

1207

1208

1209 1210

Version 1.1 Specification for DSI-2

16-Dec-2017

1212

1213




Figure 37 C-PHY Long Packet Structure after an SOT




Figure 38 C-PHY Long Packet Structure after an HS Packet

1215

Version 1.1 Specification for DSI-2


16-Dec-2017

1217

1218

1219

1220






Figure 39 Long Packet Format in High Speed Mode (C-PHY)




Figure 40 (Informative) Distribution Example of a Long Packet for 2-Lane (C-PHY)

Specification for DSI-2

Version 1.1

16-Dec-2017




Figure 41 (Informative) Distribution Example of a Long Packet for 4-Lane (C-PHY)

1221

1223

1224

1225

1226

1227 1228

1229

1230

8.4.2.2 C-PHY Short Packet Format in High Speed Mode

Figure 42 through *Figure 44* show the structure of the High Speed mode Short Packet. See *Section 8.7.2* through *Section 8.9* for descriptions of the Data Types. A High Speed mode Short Packet shall contain an 8-bit Data ID, followed by two command or data bytes, a 12-bit checksum, and a 12-bit SSDC; a Packet Footer shall not be present. High Speed mode Short Packets shall be six bytes in length.

The Packet Header checksum and SSDC allow a single 3-phase encoded wire state error in the Packet Header to be detected.




Figure 42 C-PHY Short Packet Structure After an SOT

Specification for DSI-2 Version 1.1
16-Dec-2017




Figure 43 C-PHY Short Packet Structure after an HS Packet




Figure 44 Short Packet Format in High Speed Mode (C-PHY)

1231

1232

1233

8.4.2.3 C-PHY Long Packet Format in Escape Mode

Figure 45 shows the structure of the Escape mode Long Packet. An Escape mode Long Packet shall consist of three elements: a 32-bit Packet Header (PH), an application-specific Data Payload with a variable number of bytes, and a 16-bit Packet Footer (PF). The Packet Header is further composed of three elements: an 8-bit Data Identifier, a 16-bit Word Count, and an 8-bit ECC. The Packet Footer has one element, a 16-bit checksum. Escape mode Long Packets can be from 6 to 65,541 bytes in length.




Figure 45 Long Packet Structure in Escape Mode (C-PHY)

The Data Identifier defines the Virtual Channel for the data, and the Data Type for the application specific Payload data. See *Section 8.7.2* through *Section 8.9* for descriptions of Data Types.

The Word Count defines the number of bytes in the Data Payload between the end of the Packet Header and the start of the Packet Footer. Neither the Packet Header nor the Packet Footer shall be included in the Word Count.

The Error Correction Code (ECC) byte allows single-bit errors to be corrected, and 2-bit errors to be detected, in the Packet Header. This includes both the Data Identifier and Word Count fields.

After the end of the Packet Header, the receiver reads the next Word Count * bytes of the Data Payload. Within the Data Payload block. There are no limitations on the value of a data word, i.e. no embedded codes are used.

Once the receiver has read the Data Payload, it reads the Checksum in the Packet Footer. The Host Processor shall always calculate and transmit a Checksum in the Packet Footer. Peripherals are not required to calculate a Checksum. Also note the special case of zero-byte Data Payload: if the Payload has length 0, then the Checksum calculation results in the value 0xFFFF. If the Checksum is not calculated, the Packet Footer shall consist of two bytes of all zeros (0x0000). See *Section 9* for more information on calculating the Checksum.

In the generic case, the length of the Data Payload shall be a multiple of bytes. In addition, each data format may impose additional restrictions on the length of the Payload data, e.g. multiple of four bytes.

16-Dec-2017

Each byte shall be transmitted least significant bit first. Payload data may be transmitted in any byte order, restricted only by data format requirements. Multi-byte elements such as Word Count and Checksum shall be transmitted least significant byte first.

8.4.2.4 C-PHY Short Packet Format in Escape Mode

Figure 46 shows the structure of the Escape Mode Short Packet. See Section 8.7.2 through Section 8.9 for descriptions of the Data Types. An Escape Mode Short Packet shall contain an 8-bit Data ID, followed by two command or data bytes, and an 8-bit ECC; a Packet Footer shall not be present. Escape Mode Short Packets shall be four bytes in length.

The Error Correction Code (ECC) byte allows single-bit errors to be corrected, and 2-bit errors to be detected, in the Short Packet.




Figure 46 Short Packet Structure in Escape Mode (C-PHY)

1262

1263

1264

1265

1266

1267


1268

8.5 Common Packet Elements

Long and Short Packets have several common elements that are described in this Section.

8.5.1 Data Identifier Byte

- The first byte of any packet is the DI (Data Identifier) byte. *Figure 47* shows the composition of the Data Identifier (DI) byte.
- DI[7:6]: These two bits identify the data as directed to one of four Virtual Channels.
- DI[5:0]: These six bits specify the Data Type.



1275 1276

Figure 47 Data Identifier Byte

8.5.1.1 Virtual Channel Identifier – VC field, DI[7:6]

- A processor may service up to four peripherals with tagged commands or blocks of data, using the Virtual Channel ID field of the header for packets targeted at different peripherals.
- The Virtual Channel ID enables one serial stream to service two or more virtual peripherals by multiplexing packets onto a common Transmission channel. Note that packets sent in a single Transmission each have
- their own Virtual Channel assignment and can be directed to different peripherals. Although the DSI protocol
- permits communication with multiple peripherals, this specification only addresses the connection of a Host Processor to a single peripheral. Implementation details for connection to more than one physical peripheral
- are beyond the scope of this document.

8.5.1.2 Data Type Field DT[5:0]

- The Data Type field specifies if the packet is a Long or Short packet type, and the packet format. The Data
 Type field, along with the Word Count field for Long packets, informs the receiver of how many bytes to
 expect in the remainder of the packet. This is necessary because there are no special packet start / end sync
 codes to indicate the beginning and end of a packet. This permits packets to convey arbitrary data, but it also
 requires the packet header to explicitly specify the size of the packet.
- When the receiving logic has counted down to the end of a packet, it shall assume the next data is either the header of a new packet or the EoT (End of Transmission) sequence.

8.5.2 Error Correction Code

The Error Correction Code (ECC) allows single-bit errors to be corrected and 2-bit errors to be detected in the Packet Header. A D Option Host Processor shall always calculate and transmit an ECC byte. D Option peripherals shall support ECC in both Forward Direction and Reverse Direction communications. For C Option, host and peripherals shall support ECC in Escape mode operation only. See *Section 9* for more information on coding and decoding the ECC, and *Section 8.9.2* for ECC and Checksum requirements.

Specification for DSI-2 Version 1.1

16-Dec-2017

8.5.3 C Option: Packet Header Checksum

- The Packet Header Checksum allows single 3-phase encoded wire state error to be detected. The Host
- Processor shall always calculate and transmit the Packet Header Checksum for Packets transmitted in High
- Speed Mode. Peripherals shall support Packet Header Checksum in Forward Direction communication in
- High Speed Mode. See Section 9 for more information on the Packet Header Checksum calculation, and
- 1301 Section 8.9.2 for ECC and Checksum requirements.

8.5.4 C Option: SSDC

- The 12-bit Symbol Slip Detection Code (SSDC) allows detection of a symbol slip in each of the 16-bit words
- of the Packet Header. The Host Processor shall always transmit the SSDC for Packets transmitted in High
- Speed Mode. Peripherals shall support SSDC in Forward Direction communication in High Speed Mode.
- The Host Processor shall set the 12-bit SSDC of the Packet Header to the value 0x888.

8.5.5 C Option: SSS

- The Sync Symbol Sequence (SSS) is a 7-symbol sequence with values {3444443} which is used to establish
- 1307 16-bit word boundary synchronization. Upon detecting the SSS, the C-PHY receiver shall reset the 7-symbol
- alignment to start with the first symbol immediately following the SSS detection. Refer to [MIPI07] for
- details of word alignment resynchronization.

1310

1311 1312

1313

1314

1315

1316

1317

1318

1319

1320 1321

1322

1323

1324

1325

8.6 Interleaved Data Streams




Figure 48 Interleaved Data Stream Example with EoTp Disabled

One application for multiple channels is a high-resolution display using two or more separate driver ICs on a single display module. Each driver IC addresses only a portion of the columns on the display device. Each driver IC captures and displays only the packet contents targeted for that driver and ignores the other packets. See *Figure 49*.




Figure 49 Logical Channel Block Diagram (Receiver Case)

8.6.1 Interleaved Data Streams and Bidirectionality

When multiple peripherals have bidirectional capability there shall be a clear and unambiguous means for returning READ data, events, and status back to the Host Processor from the intended peripheral. The combination of BTA and the Virtual Channel ID ensures no confusion over which peripheral is expected to respond to any request from the peripheral. Returning packets shall be tagged with the ID of the peripheral that sent the packet.

A consequence of bidirectionality is that any Transmission from the Host Processor shall contain no more than one packet requiring a peripheral response. This applies regardless of the number of peripherals that may be connected via the Link to the Host Processor.

8.7 Processor to Peripheral Direction (Processor-Sourced) Packet Data Types

8.7.1 Processor-sourced Data Type Summary

1326 1327

1328

The set of transaction types sent from the Host Processor to a peripheral, such as a display module, is shown in *Table 16*.

Table 16 Data Types for Processor-Sourced Packets

Data Type (hex)	Data Type (binary)	Description	Packet Size
0x01	00 0001	Sync Event, V Sync Start	Short
0x11	01 0001	Sync Event, V Sync End	Short
0x21	10 0001	Sync Event, H Sync Start	Short
0x31	11 0001	Sync Event, H Sync End	Short
0x07	00 0111	Compression Mode Command	Short
0x08	00 1000	End of Transmission packet (EoTp)	Short
0x02	00 0010	Color Mode (CM) Off Command	Short
0x12	01 0010	Color Mode (CM) On Command	Short
0x22	10 0010	Shut Down Peripheral Command	Short
0x32	11 0010	Turn On Peripheral Command	Short
0x03	00 0011	Generic Short WRITE, no parameters	Short
0x13	01 0011	Generic Short WRITE, 1 parameter	Short
0x23	10 0011	Generic Short WRITE, 2 parameters	Short
0x04	00 0100	Generic READ, no parameters	Short
0x14	01 0100	Generic READ, 1 parameter	Short
0x24	10 0100	Generic READ, 2 parameters	Short
0x05	00 0101	DCS Short WRITE, no parameters	Short
0x15	01 0101	DCS Short WRITE, 1 parameter	Short
0x06	00 0110	DCS READ, no parameters	Short
0x16	01 0110	Execute Queue	Short
0x37	11 0111	Set Maximum Return Packet Size	Short
0x27	10 0111	Scrambling Mode Command	Short
0x09	00 1001	Null Packet, no data	Long
0x19	01 1001	Blanking Packet, no data	Long
0x29	10 1001	Generic Long Write	Long
0x39	11 1001	DCS Long Write/write_LUT Command Packet	Long
0x0A	00 1010	Picture Parameter Set	Long
0x0B	00 1011	Compressed Pixel Stream	Long
0x0C	00 1100	Loosely Packed Pixel Stream, 20-bit YCbCr, 4:2:2 Format	Long

1329

1330

1331 1332

1333

1334

1335

1336

1337

1338

1339

1340

1341

1342

1343

1344

1346

1347

Data Type (hex)	Data Type (binary)	Description	Packet Size
0x1C	01 1100	Packed Pixel Stream, 24-bit YCbCr, 4:2:2 Format	Long
0x2C	10 1100	Packed Pixel Stream, 16-bit YCbCr, 4:2:2 Format	Long
0x0D	00 1101	Packed Pixel Stream, 30-bit RGB, 10-10-10 Format	Long
0x1D	01 1101	Packed Pixel Stream, 36-bit RGB, 12-12-12 Format	Long
0x3D	11 1101	Packed Pixel Stream, 12-bit YCbCr, 4:2:0 Format	Long
0x0E	00 1110	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long
0x1E	01 1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
0x2E	10 1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
0x3E	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long
0xX0 and 0xXF, unspecified	XX 0000 XX 1111	DO NOT USE All unspecified codes are reserved	

8.7.2 Frame Synchronized Transactions

The display module may optionally support, and designate in the manufacturer data sheet, if a data type transaction can be frame synchronized. This capability synchronizes the time when data type transactions may take effect in multiple display drivers contained in one display module. If a display module contains multiple display drivers, some set of commands, data types, or register writes can be designated as a FSC.

All FSC transactions are placed in a Command Queue in first-in, first-out order until a controlling display driver receives an Execute Queue Command. The subset of transactions which are designated as FSC is implementation-specific, and is outside the scope of this specification.

The Command Queue execution begins by sending an Execute Queue transaction to a designated controlling display driver via a designated DSI Link. At the first internal vertical blanking interval after the controlling display driver receives an Execute Queue, all FSCs in the Command Queues of all the display drivers are executed. Only FSCs will be placed into a Command Queue; therefore any transaction not designated as an FSC by the display module will not be queued.

After sending an Execute Queue, a DSI transmitter shall not send an FSC until after the last pixel for the frame following the first VSS after receiving the Execute Queue command. The sequence requirement allows a display receiver to flush the present queue before receiving one or more new FSC. This restriction applies in both video and command modes. For clarity, refer to the state diagram in *Figure 50*.

The depth of the Command Queue is implementation-specific and outside the scope of this specification.

The method used by the controlling display driver to synchronize execution across multiple display drivers is internal to the display module and outside the scope of this specification.

In order to synchronize commands and maintain accurate timing, the clocking of multiple DSI Links should rely on one common timing source in the Host Processor.

Figure 50 is an example showing when FSC are queued, restricted from being sent, and executed when using video mode. The same sequence is in force in command mode, where queued commands are executed at the internal vertical blanking interval of the display driver.


Specification for DSI-2

Version 1.1

16-Dec-2017

1353

1354






Figure 50 Frame Synchronized Transaction Timing and State Diagram

1357

1355

1358

1359

1360 1361

1366 1367

1368

1369

1370

1371 1372

1373

1374

1375

1376

1377

1378 1379

8.8 Processor-to-Peripheral Transactions – Detailed Format Description

8.8.1 Sync Event (H Start, H End, V Start, V End), Data Type = XX 0001 (0xX1)

Sync Events are Short packets and, therefore, can time-accurately represent events like the start and end of sync pulses. As "start" and "end" are separate and distinct events, the length of sync pulses, as well as position relative to active pixel data, e.g. front and back porch display timing, may be accurately conveyed to the peripheral. The Sync Events are defined as follows:

1362	• Data Type = $00\ 0001\ (0x01)$	V Sync Start
1363	• Data Type = $01\ 0001\ (0x11)$	V Sync End
1364	• Data Type = $10\ 0001\ (0x21)$	H Sync Start
1365	• Data Type = 11 0001 (0x31)	H Sync End

In order to represent timing information as accurately as possible a V Sync Start event represents the start of the VSA and also implies an H Sync Start event for the first line of the VSA. Similarly, a V Sync End event implies an H Sync Start event for the last line of the VSA. If the Host Processor sources interlaced video, horizontal sync timing follows standard interlaced video conventions for the video format being used and are beyond the scope of this document. See [CEA01] for timing details of interlaced video formats. The first field of interlaced video follows the same rules to imply H Sync Start. The peripheral (display), when receiving the interlaced second video field, shall not imply an H Sync Start at the V Sync Start and V Sync End timing. Refer to Annex C for a detailed progression order of event packets for progressive scan and interlaced scan video timing.

Sync events should occur in pairs, Sync Start and Sync End, if accurate pulse-length information needs to be conveyed. Alternatively, if only a single point (event) in time is required, a single sync event (normally, Sync Start) may be transmitted to the peripheral. Sync events may be concatenated with blanking packets to convey inter-line timing accurately and avoid the overhead of switching between LPS and HS for every event. Note there is a power penalty for keeping the data line in HS mode, however.

Display modules that do not need traditional sync/blanking/pixel timing should transmit pixel data in a highspeed burst then put the bus in Low Power Mode, for reduced power consumption. The recommended burst size is a scan line of pixels, which may be temporarily stored in a line buffer on the display module. Specification for DSI-2 Version 1.1
16-Dec-2017

8.8.1.1 Sync Event Payloads

1383

1384

1385

1386

1387

1388

1389

1390

1391

1392

1393

1394 1395

1396

Limited use of a Sync Event Payload in a Short packet might send information from a Host Processor to a display peripheral. This technique is useful for one-byte Payloads, in particular when an effect might apply at the beginning, or end, of the frame, and when using a DCS Short WRITE might not be desirable, or supported.

The Data 0 Payload of a V Sync Start Event shall indicate if special data Payload is present. If Data 0 = 0x00, the peripheral may ignore the contents of the remaining Payload bytes. If any bit of Data 0 is not zero, the peripheral shall interpret the contents of Data 1 Payload based of the context defined in *Table 17*.

Table 17 Context Definitions for Vertical Sync Start Event Data 0 Payload

Bit	Definition
7	Reserved for future use as the Payload extension indicator when more than one Payload byte might be present.
6	Reserved
5	Reserved
4	Reserved
3	3D Control Payload is present
2	Reserved
1	Reserved
0	Reserved

8.8.1.2 Stereoscopic Display Control in Video Mode (3D Control)

DSI supports viewing a Stereoscopic Image with a display peripheral operating in video mode. The method of data delivery to the display peripheral shall be specified using the Short-packet Data 1 Payload in the VSS at the beginning of a frame. A Host Processor shall send 3D Control information at every change of the 3D Control information, or more frequently, as specified in the display peripheral data sheet. The bits of the Data 1 Payload are summarized in *Table 18*.

Table 18 3D Control Payload in Vertical Sync Start Event Data 1 Payload

Bit	Description1						
7	Reserved, set to '0'.						
6	Reserved, set to '0'.						
5	3DL/R – Left / Right Order						
4	3DVSYNC – Second VSYNC Enabled between Left and Right Images						
3	2DEMT[4:0] /D2:2]\ 2D Imaga Format						
2	3DFMT[1:0] (B3:2]) – 3D Image Format						
1	2DMODE[4:0] /D[4:0]\ 2D Mode On / Off Display Orientation						
0	3DMODE[1:0] (B[1:0]) – 3D Mode On / Off, Display Orientation						

1. See Section 5.1 of [MIPI05] for detailed descriptions.

1399

1400

1402

1403

1404

1409

1410

1411

1412

1413

1414

1415

1416

1418

1420

1421

1422

8.8.2 EoTp, Data Type = 00 1000 (0x08)

EoTp shall not be used for C Option.

This Short Packet is used for indicating the end of an HS Transmission to the data Link layer. As a result, detection of the end of HS Transmission may be decoupled from physical layer characteristics. [MIP104] or [MIP108] defines an EoT sequence composed of a series of all 1's or 0's depending on the last bit of the last packet within an HS Transmission. Due to potential errors, the EoT sequence could be interpreted incorrectly as valid data types. Although EoT errors are not expected to happen frequently, the addition of this packet will enhance overall system reliability.

Devices compliant to earlier revisions of the DSI specification do not support EoTp generation or detection.

A Host or peripheral device compliant to this revision of DSI specification shall incorporate capability of supporting EoTp. The device shall also provide an implementation-specific means for enabling and disabling this capability to ensure interoperability with earlier DSI devices that do not support the EoTp.

The main objective of the EoTp is to enhance overall robustness of the system during HS Transmission mode. Therefore, DSI transmitters should not generate an EoTp when transmitting in LP mode. The Data Link layer of DSI receivers shall detect and interpret arriving EoTps regardless of Transmission mode (HS or LP modes) in order to decouple itself from the physical layer. *Table 19* describes how DSI mandates EoTp support for different Transmission and reception modes.

Table 19 EoT Support for Host and Peripheral

	DSI I (EoT capabi			DSI Peripheral (EoT capability enabled)			
HS Mode LP Mode			Mode	HS Mode LP Mode			/lode
Receive	Transmit	Receive	Transmit	Receive	Transmit	Receive	Transmit
Not Applicable	"Shall"	"Shall"	"Should not"	"Shall"	Not Applicable	"Shall"	"Should not"

Unlike other DSI packets, an EoTp has a fixed format as follows:

- Data Type = DI [5:0] = 0b001000
- Virtual Channel = DI [7:6] = 0b00
- Payload Data [15:0] = 0x0F0F
- ECC [7:0] = 0x01

The Virtual Channel identifier associated with an EoTp is fixed to 0, regardless of the number of different Virtual Channels present within the same Transmission. For multi-Lane systems, the EoTp bytes are distributed across multiple Lanes.

8.8.3 Color Mode Off Command, Data Type = 00 0010 (0x02)

Color Mode Off is a Short packet command that returns a Video Mode display module from low-color mode to normal display operation.

8.8.4 Color Mode On Command, Data Type = $01\ 0010\ (0x12)$

Color Mode On is a Short packet command that switches a Video Mode display module to a low-color mode for power saving.

Specification for DSI-2 Version 1.1

16-Dec-2017

8.8.5 Shutdown Peripheral Command, Data Type = 10 0010 (0x22)

- Shutdown Peripheral command is a Short packet command that turns off the display in a Video Mode display
- module for power saving. Note the interface shall remain powered in order to receive the turn-on, or wake-
- 1429 up, command.

8.8.6 Turn On Peripheral Command, Data Type = 11 0010 (0x32)

1430 *Turn On Peripheral* command is Short packet command that turns on the display in a Video Mode display module for normal display operation.

8.8.7 Generic Short WRITE Packet with 0, 1, or 2 Parameters, Data Types = 00 0011 (0x03), 01 0011 (0x13), 10 0011 (0x23), Respectively

- 1432 Generic Short WRITE command is a Short packet type for sending generic data to the peripheral. The format
- and interpretation of the contents of this packet are outside the scope of this document. It is the responsibility
- of the system designer to ensure that both the Host Processor and peripheral agree on the format and
- interpretation of such data.

8.8.8 Generic READ Request with 0, 1, or 2 Parameters, Data Types = 00 0100 (0x04), 01 0100 (0x14), 10 0100(0x24), Respectively

- 1436 Generic READ request is a Short packet requesting data from the peripheral. The format and interpretation
- of the parameters of this packet, and of returned data, are outside the scope of this document. It is the
- responsibility of the system designer to ensure that both the Host Processor and peripheral agree on the format
- and interpretation of such data.
- Returned data may be of Short or Long packet format. Note the Set Max Return Packet Size command limits
- the size of returning packets so that the Host Processor can prevent buffer overflow conditions when receiving
- data from the peripheral. If the returning block of data is larger than the maximum return packet size specified,
- the read response will require more than one Transmission. The Host Processor shall send multiple Generic
- READ requests in separate Transmissions if the requested data block is larger than the maximum packet size.
- Since this is a read command, BTA shall be asserted by the Host Processor following this request.
- The peripheral shall respond to Generic READ Request in one of the following ways: If an error was detected
- by the peripheral, it shall send *Acknowledge and Error Report*.
- A Generic READ request shall be the only, or last, packet of a Transmission. Following the Transmission
- the Host Processor sends BTA. Having given control of the bus to the peripheral, the Host Processor will
- expect the peripheral to transmit the appropriate response packet and then return bus possession to the Host
- 1451 Processor.

8.8.9 DCS Commands

- DCS is a standardized command set intended for Command Mode display modules. The interpretation of
- DCS commands is supplied in [MIPI01].
- 1454 If the DCS command does not require parameters, the second Payload byte shall be 0x00.
- 1455 If a DCS Command requires more than one parameter, the command shall be sent as a Long Packet type.

8.8.9.1 DCS Short Write Command, 0 or 1 Parameter, Data Types = 00 0101 (0x05), 01 0101 (0x15), Respectively

- DCS Short Write command is used to write a single data byte to a peripheral such as a display module. Data
- Type bit 4 shall be set to 1 if there is a valid parameter byte, and shall be set to 0 if there is no valid parameter
- byte. If a parameter is not required, the parameter byte shall be 0x00. If DCS Short Write command, followed
- by BTA, is sent to a bidirectional peripheral, the peripheral shall respond with ACK Trigger Message unless
- an error was detected in the host-to-peripheral Transmission. If the peripheral detects an error in the

Version 1.1 Specification for DSI-2

16-Dec-2017

Transmission, the peripheral shall respond with *Acknowledge and Error Report*. If the peripheral is a Video Mode display on a unidirectional DSI, it shall ignore BTA. See *Table 23*.

8.8.9.2 DCS Read Request, No Parameters, Data Type = 00 0110 (0x06)

- DCS READ commands are used to request data from a display module. This packet is a Short packet
- composed of a Data ID byte, a DCS Read command, a byte set to the value 0x00 and an ECC byte. Since
- this is a read command, BTA shall be asserted by the Host Processor following completion of the
- 1466 Transmission. Depending on the type of READ requested in the DCS Command Byte, the peripheral may
- respond with a DCS Short Read Response or DCS Long Read Response.
- The read response may be more than one packet in the case of DCS Long Read Response, if the returning
- block of data is larger than the maximum return packet size specified. In that case, the Host Processor shall
- send multiple DCS Read Request commands to transfer the complete data block. See Section 8.8.10 for
- details on setting the read packet size.
- The peripheral shall respond to DCS READ Request in one of the following ways: If an error was detected
- by the peripheral, it shall send *Acknowledge and Error Report*.
- A DCS Read Request packet shall be the only, or last, packet of a Transmission. Following the Transmission,
- the Host Processor sends BTA. Having given control of the bus to the peripheral, the Host Processor will
- expect the peripheral to transmit the appropriate response packet and then return bus possession to the Host
- 1477 Processor.

8.8.9.3 DCS Long Write / write_LUT Command, Data Type = 11 1001 (0x39)

DCS Long Write/write_LUT Command is used to send larger blocks of data to a display module that implements the Display Command Set.

8.8.10 Set Maximum Return Packet Size, Data Type = 11 0111 (0x37)

- Set Maximum Return Packet Size is a four-byte command packet (including ECC) that specifies the maximum
- size of the Payload in a Long packet transmitted from peripheral back to the Host Processor. Note that the
- two-byte value is transmitted with LS byte first. This command shall be ignored by peripherals with
- unidirectional DSI interfaces.
- During a power-on or Reset sequence, the Maximum Return Packet Size shall be set by the peripheral to a
- default value of one. This parameter should be set by the Host Processor to the desired value in the
- initialization routine before commencing normal operation.

8.8.11 Null Packet (Long), Data Type = 00 1001 (0x09)

- Null Packet is a mechanism for keeping the serial Data Lane(s) in High-Speed mode while sending dummy
- data. This is a Long packet. Like all packets, its content shall be an integer number of bytes.
- Actual data values sent are irrelevant because the peripheral does not capture or store the data. However,
- ECC and Checksum shall be generated and transmitted to the peripheral.

8.8.12 Blanking Packet (Long), Data Type = 01 1001 (0x19)

- A Blanking packet is used to convey blanking timing information in a Long packet. Normally, the packet
- represents a period between active scan lines of a Video Mode display, where traditional display timing is
- provided from the Host Processor to the display module. The blanking period may have Sync Event packets
- interspersed between blanking segments. Like all packets, the Blanking packet contents shall be an integer
- number of bytes. Blanking packets may contain arbitrary data as Payload.

8.8.13 Generic Long Write, Data Type = 10 1001 (0x29)

Generic Long Write Packet is used to transmit arbitrary blocks of data from a Host Processor to a peripheral in a Long packet.

8.8.14 Loosely Packed Pixel Stream, 20-bit YCbCr 4:2:2 Format, Data Type = 00 1100 (0x0C)

Loosely Packed Pixel Stream 20-bit YCbCr 4:2:2 Format shown in Figure 51 is a Long packet used to transmit image data formatted as 20-bits per pixel to a Video Mode display module.

When transmitting standard definition video, e.g. NTSC 480i30 or PAL 576i25, the pixel format is ITU-R Recommendation BT.601 (see [ITU01]). When transmitting high definition video, e.g. 1080i25, 1080i30 or 720p60, the pixel format is ITU-R Recommendation BT.709 (see [ITU02]). Component ordering follows ITU-R Recommendation BT.656 (see [ITU03]).

A pixel shall have ten bits for each of the Y-, Cb-, and Cr-components loosely packed into 12-bit fields as shown in *Figure 51*. The 10-bit component value shall be justified such that the most significant bits of the 12-bit field, b[11:2] holds the 10-bit component value, d[9:0]. The least significant bits of the 12-bit field, b[1:0], shall be 00b. Within a component, the LSB is sent first, the MSB last.




Figure 51 20-bit per Pixel - YCbCr 4:2:2 Format, Long Packet

With this format, pixel boundaries align with certain byte boundaries. The value in WC (size of Payload in bytes) shall be any non-zero value divisible into an integer by six. Allowable values for WC = {6, 12, 18,... 65 532}.

1508

1509

1510

1511

1512

1496

1497

1498

1499

1500 1501

1502

1503

1504 1505

1506

1513

1514

1515 1516

1517

1518

1519

1520

1521

1522

1523

1524 1525

8.8.15 Packed Pixel Stream, 24-bit YCbCr 4:2:2 Format, Data Type = 01 1100 (0x1C)

Packed Pixel Stream 24-bit YCbCr 4:2:2 Format shown in *Figure 52* is a Long packet used to transmit image data formatted as 24-bits per pixel to a Video Mode display module.

When transmitting standard definition video, e.g. NTSC 480i30 or PAL 576i25, the pixel format is ITU-R Recommendation BT.601 (see [ITU01]). When transmitting high definition video, e.g. 1080i25, 1080i30 or 720p60, the pixel format is ITU-R Recommendation BT.709 (see [ITU02]). Component ordering follows ITU-R Recommendation BT.656 (see [ITU03]).

A pixel shall have twelve bits for each of the Y-, Cb-, and Cr-components as shown in *Figure 52*. Within a component, the LSB is sent first, the MSB last.




Figure 52 24-bit per Pixel – YCbCr 4:2:2 Format, Long Packet

With this format, pixel boundaries align with certain byte boundaries. The value in WC (size of Payload in bytes) shall be any non-zero value divisible into an integer by six. Allowable values for WC = $\{6, 12, 18, ... 65532\}$.

8.8.16 Packed Pixel Stream, 16-bit YCbCr 4:2:2 Format, Data Type = 10 1100 (0x2C)

Packed Pixel Stream 16-bit YCbCr 4:2:2 Format shown in **Figure 53** is a Long packet used to transmit image data formatted as 16-bits per pixel to a Video Mode display module.

When transmitting standard definition video, e.g. NTSC 480i30 or PAL 576i25, the pixel format is ITU-R Recommendation BT.601 (see [ITU01]). When transmitting high definition video, e.g. 1080i25, 1080i30 or 720p60, the pixel format is ITU-R Recommendation BT.709 (see [ITU02]). Component ordering follows ITU-R Recommendation BT.656 (see [ITU03]).

A pixel shall have eight bits for each of the Y-, Cb-, and Cr-components. Within a component, the LSB is sent first, the MSB last.




Figure 53 16-bit per Pixel – YCbCr 4:2:2 Format, Long Packet

With this format, pixel boundaries align with certain byte boundaries. The value in WC (size of Payload in bytes) shall be any non-zero value divisible into an integer by four. Allowable values for WC = $\{4, 8, 12, \dots 65, 532\}$.

1528 1529

1530

1531

1532

1533

1534

1535

1536

1537

8.8.17 Packed Pixel Stream, 30-bit Format, Long Packet, Data Type = 00 1101 (0x0D)

Packed Pixel Stream 30-Bit Format shown in Figure 54 is a Long packet used to transmit image data formatted as 30-bit pixels to a Video Mode display module. The pixel format is red (10 bits), green (10 bits) and blue (10 bits), in that order. Within a color component, the LSB is sent first, the MSB last.




Figure 54 30-bit per Pixel (Packed) – RGB Color Format, Long Packet

This format uses sRGB color space. However, this Data Type may apply to other color spaces or data transfers using 30-bits per pixel when the color space, or related formatting information, is explicitly defined by a prior display command. For example, a future revision of *[MIPI01]* may extend the Data Type to include color spaces that differ from sRGB. The scope and nature of the formatting command is outside the scope of this document.

With this format, pixel boundaries align with byte boundaries every four pixels (fifteen bytes). The total line width (displayed plus non-displayed pixels) should be a multiple of fifteen bytes. However, the value in WC (size of Payload in bytes) shall not be restricted to non-zero values divisible by fifteen.

1555

1556

1557

1558

1559

1560

1561

1562

1563

1564

1565

1566

1567

1568

1569

1570

Packed Pixel Stream 36-Bit Format shown in Figure 55 is a Long packet used to transmit image data formatted as 36-bit pixels to a Video Mode display module. The pixel format is red (12 bits), green (12 bits) and blue (12 bits), in that order. Within a color component, the LSB is sent first, the MSB last.




Figure 55 36-bit per Pixel (Packed) – RGB Color Format, Long Packet

This format uses sRGB color space. However, this Data Type may apply to other color spaces or data transfers using 36-bits per pixel when the color space, or related formatting information, is explicitly defined by a prior display command. For example, a future revision of *[MIPI01]* may extend the Data Type to include color spaces that differ from sRGB. The scope and nature of the formatting command is outside the scope of this document.

With this format, pixel boundaries align with byte boundaries every two pixels (nine bytes). The total line width (displayed plus non-displayed pixels) should be a multiple of nine bytes. However, the value in WC (size of Payload in bytes) shall not be restricted to non-zero values divisible by nine.

1571

1572

1573

1574

1575

1576

1577

1578

1579

1580

1581

1582

1583

1584

8.8.19 Packed Pixel Stream, 12-bit YCbCr 4:2:0 Format, Data Type = 11 1101 (0x3D)

Packed Pixel Stream 12-bit YCbCr 4:2:0 Format shown in Figure 56 and Figure 57 is a Long packet used to transmit image data formatted as 12-bits per pixel to a Video Mode display module.

When transmitting standard definition video, e.g. NTSC 480i30 or PAL 576i25, the pixel format is ITU-R Recommendation BT.601 (see [ITU01]). When transmitting high definition video, e.g. 1080i25, 1080i30 or 720p60, the pixel format is ITU-R Recommendation BT.709 (see [ITU02]).

A pixel shall have eight bits for each of the Y-, Cb-, and Cr-components. Within a component, the LSB is sent first, the MSB last. Cb- and Y-components are sent on odd lines as shown in *Figure 56* while Cr- and Y-components are sent on even lines as shown in *Figure 57*.




Figure 56 12-bit per Pixel - YCbCr 4:2:0 Format (Odd Line), Long Packet




Figure 57 12-bit per Pixel - YCbCr 4:2:0 Format (Even Line), Long Packet

The value in WC (size of Payload in bytes) shall be any non-zero value divisible into an integer by three. Allowable values for WC = $\{3, 6, 9, \dots 65, 535\}$.

16-Dec-2017

8.8.20 Packed Pixel Stream, 16-bit Format, Long Packet, Data Type 00 1110 (0x0E)

Packed Pixel Stream 16-Bit Format shown in Figure 58 is a Long packet used to transmit image data formatted as 16-bit pixels to a Video Mode display module. Pixel format is five bits red, six bits green, five bits blue, in that order. Note that the "Green" component is split across two bytes. Within a color component, the LSB is sent first, the MSB last.




Figure 58 16-bit per Pixel - RGB Color Format, Long Packet

With this format, pixel boundaries align with byte boundaries every two bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of two bytes.

Normally, the display module has no frame buffer of its own, so all image data shall be supplied by the Host Processor at a sufficiently high rate to avoid flicker or other visible artifacts.

1585

1586

1587

1588

1589

1590

1591

1592

1593

8.8.21 Packed Pixel Stream, 18-bit Format, Long Packet, Data Type = 01 1110 (0x1E)

Packed Pixel Stream 18-Bit Format (Packed) shown in Figure 59 is a Long packet. It is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. Pixel format is red (6 bits), green (6 bits) and blue (6 bits), in that order. Within a color component, the LSB is sent first, the MSB last.




Figure 59 18-bit per Pixel (Packed) - RGB Color Format, Long Packet

Note that pixel boundaries only align with byte boundaries every four pixels (nine bytes). Preferably, display modules employing this format have a horizontal extent (width in pixels) evenly divisible by four, so no partial bytes remain at the end of the display line data. If the active (displayed) horizontal width is not a multiple of four pixels, the transmitter shall send additional fill pixels at the end of the display line to make the transmitted width a multiple of four pixels. The receiving peripheral shall not display the fill pixels when refreshing the display device. For example, if a display device has an active display width of 399 pixels, the transmitter should send 400 pixels in one or more packets. The receiver should display the first 399 pixels and discard the last pixel of the Transmission.

With this format, the total line width (displayed plus non-displayed pixels) should be a multiple of four pixels (nine bytes).

1611 1612

1613

1614

1615

1616

1617

1618

1619

1620

1621

1622

92

8.8.22 Pixel Stream, 18-bit Format in Three Bytes, Long Packet, Data Type = 10 1110 (0x2E)

In the 18-bit Pixel Loosely Packed format, each R, G, or B color component is six bits, but is shifted to the upper bits of the byte, such that the valid pixel bits occupy bits [7:2] of each byte as shown in **Figure 60**. Bits [1:0] of each Payload byte representing active pixels are ignored. As a result, each pixel requires three bytes as it is transmitted across the Link. This requires more bandwidth than the "packed" format, but requires less shifting and multiplexing logic in the packing and unpacking functions on each end of the Link.




Figure 60 18-bit per Pixel (Loosely Packed) - RGB Color Format, Long Packet

This format is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. The pixel format is red (6 bits), green (6 bits) and blue (6 bits) in that order. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.

1623

1624

1625

1626

1627

1628

1629

1630

8.8.23 Packed Pixel Stream, 24-bit Format, Long Packet, Data Type = 11 1110 (0x3E)

Packed Pixel Stream 24-Bit Format shown in Figure 61 is a Long packet. It is used to transmit image data formatted as 24-bit pixels to a Video Mode display module. The pixel format is red (8 bits), green (8 bits) and blue (8 bits), in that order. Each color component occupies one byte in the pixel stream; no components are split across byte boundaries. Within a color component, the LSB is sent first, the MSB last.




Figure 61 24-bit per Pixel – RGB Color Format, Long Packet

—Time—

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.

Specification for DSI-2 Version 1.1
16-Dec-2017

8.8.24 Compressed Pixel Stream, Long Packet, Data Type = 00 1011 (0x0B)

The Compressed Pixel Stream is a long packet that carries compressed data to a Video Mode display module.

This is an optional packet, but if the pixel data is compressed, this packet shall carry the compressed image data when the Compression Mode packet (*Section 8.8.25*) has signaled that compression is enabled. The Compressed Pixel Stream's structure shall follow requirements defined in *Section 8.13* and the compressed image data shall be an integral number of bytes.




Figure 62 Compressed Pixel Stream Format, Long Packet

8.8.24.1 Raster-Scan Codec

A raster-scan codec codes or decodes data line-by-line. For clarity, a decoded line buffer is populated from the output of the raster-scan codec one line at a time. VESA DSC [VESA01] is a raster-scan codec.

A compressed image is composed of data Slices (a full Slice usually ranges over several lines). The packet carries data from one or more compressed Slice segments (called Slice-widths) or chunks within one line time period. An Annex in this specification can limit the number of Slice-widths of data carried in one line time. See *Annex D* for deploying the coding system in *[VESA01]*.

The following two figures illustrate transporting a single Slice-width of data or transporting multiple Slice-widths of data in this packet. The Slices have the same horizontal size that equates to the same packet size in a constant bit rate coding system. This behavior is defined by the coding system.

For example, if the image is compressed to have one Slice-width of data horizontally, *Figure 63* (a) shows the portion of Slice 0 transported in line time period j is fully contained in one packet. In this case, *Figure 63* (a) is the only means to transport this portion of the Slice-width of data. If the image is compressed to have more Slices horizontally, *Figure 63* (b) shows the Compressed Pixel Stream packet contains multiple Slicewidths of data.




Figure 63 One Line Containing One Packet with Data from One or More Compressed Slices

16-Dec-2017

1654

1655

1656

1657

1658

1659

1660

1661 1662

1663

1664

1665

1666

1667

If the image is compressed to have more than one Slice horizontally, an integral number of Slice-widths of data may be carried by sequential Compressed Pixel Stream packets in one line time j. *Figure 64* shows sequential packets that can contain Slice-widths of data. This is one method that can segregate Slice-widths when the receiver has multiple instantiations of decoders and this packet structure is used to identify Slicewidth boundaries.




Figure 64 One Line Containing More than One Compressed Pixel Stream Packet

The Compressed Pixel Stream does not limit usage to any specific MIPI-compliant Bitstream or standard. This packet shall only carry compressed image data with any pixel arrangement or component depth supported by the decoder.

8.8.24.2 Block-Scan Codec

A block-scan codec codes from or decodes into blocks of pixels more than one line high; therefore, compressed data transported by this Specification represents data from more than one line. Block-scan codecs supported by this specification are:

- VESA VDC-M [VESA02] is a block-scan codec.
- A compressed image is composed of data Slices and further the slices are divided into chunks with serve as transport units in this specification because a chunk size is defined in a way that can always be transported within a line time. This specification uses the same video mode tools provided in *Section 8.8.24.1* to transport chunks produced by block-scan codecs with the following provisions.
- One or more chunks will be transported by the long packet defined in this section (*Section 8.8.24*). However, in order to comply with the rules in *Section 8.8.24.1*, chunks need to be byte-aligned.
- The rules for carrying compressed pixel streams coded by a Block-scan codec are:
- 1. The DSI-2 transmitter device shall ensure chunks are byte-aligned prior to encapsulation into a long packet shown in *Figure 62*.
- 2. A block-scan codec supported by this specification may natively provide byte-aligned chunks.
- 3. Each long packet shall contain whole chunks. In other words, chunks shall not span across multiple long packets.

Specification for DSI-2 Version 1.1
16-Dec-2017

8.8.25 Compression Mode Command, Data Type = 00 0111 (0x07)

Some display stream compression parameters may be configured using the Compression Mode Command.

This packet signals whether compression is enabled or disabled and the coding system used to create a Bitstream or Codestream that is carried by the Compressed Pixel Stream data type transaction. See *Section 8.8.24*.

This data type writes the compression mode parameters listed in *Table 20* to the peripheral in advance of the Codestream with timing dependency or event dependency defined by requirements in *Section 8.13.4*.

Table 20 Compression Mode Parameters1

SP Byte	Bit Location	Bit Description And Assigned Values
Data 0	7:6	Reserved, bits equal 0
Data 0	5:4	PPS selector 00 = PPS Table 1 (or no tables stored, default reset value) 01 = PPS Table 2 10 = PPS Table 3 11 = PPS Table 4
Data 0	3	Reserved
Data 0	2:1	Algorithm identifier 00 = VESA DSC Standard [VESA01] 01 = VESA VDC-M Standard [VESA02] 10 = reserved for future use 11 = vendor-specific algorithm
Data 0	0	0 = compression disabled (default) 1 = compression enabled
Data 1	7:0	Reserved, bits equal 0

Applies to video mode or command mode. In command mode, all bits are readable and writable, except reserved bits that use a defined value or are disallowed.

The Command mode contains a two-bit PPS Selector that may be used to enable a pre-stored PPS Table for controlling the compression decoder parameters. The processor sends this data type to change the decoder parameters that shall take effect following the next vertical sync or internal vertical sync (if using command mode). The PPS Selector is an optional field; if no table is stored in the receiver, the selector shall be 00b.

1680

1681

1682 1683

1684

1685

1686

1687

1688 1689

Version 1.1 Specification for DSI-2

16-Dec-2017

8.8.26 Picture Parameter Set (0x0A)

- The Picture Parameter Set (PPS) data type is a long packet used to transmit a pre-defined set of parameters
- that control a compression coding system.
- The size, content and timing context of this long packet is defined by the coding system designated in the
- 1694 Compression Mode data type, Section 8.8.25, and transported in the Compressed Image Format data type,
- Section 8.8.24. Using this long packet, for example, may replace adding header markers to a Bitstream.
- When transporting the DSC Bitstream, refer to guidelines and normative requirements in Annex D.
- 1697 If the peripheral receiver supports multiple, stored PPS tables, the received new PPS data is stored in the
- table designated by the Compression Mode PPS Selector if the table is writable.
- Refer to *Annex G* for requirements and guidance when using the VESA VDC-M [VESA02] codec in a design
- with this Specification. VDC-M produced byte-aligned chunks.

8.8.27 **Execute Queue (0x16)**

- Execute Queue is a short packet sent to one display driver that controls and synchronizes other display drivers
- in a display module to execute Frame Synchronized Commands (FSC) stored in an execution queue. Each
- display driver within a display module may have stored one or more commands in an execution queue.
- The display driver receiving the Execute Queue shall:
- 1. Synchronize display drivers to execute queued FSC coincident with the next vertical sync pulse or event, if using video mode.
- 2. Synchronize display drivers to execute queued FSC coincident with the next tearing effect internally processed by the display driver when in command mode.
- The display driver receiving the Execute Queue contains a mechanism to synchronize each display driver to
- initiate processing of the queued commands. The means to synchronize separate display drivers is not within
- scope of this specification.
- The values of short packet data bytes 0 and 1 are unspecified and ignored by the peripheral.
- Execute Queue sent to DDICs other than the master DDIC are allowed but are ignored.

8.8.28 DO NOT USE and Reserved Data Types

- Data Type codes with four LSBs = 0000 or 1111 shall not be used. All other non-specified Data Type codes
- 1715 are reserved.
- Note that DT encoding is specified so that all data types have at least one 0-1 or 1-0 transition in the four bits
- DT bits [3:0]. This ensures a transition within the first four bits of the serial data stream of every packet. DSI
- protocol or the PHY can use this information to determine quickly, following the end of each packet, if the
- next bits represent the start of a new packet (transition within four bits) or an EoT sequence (no transition for
- at least four bits).

Specification for DSI-2 Version 1.1
16-Dec-2017

8.8.29 Scrambling Mode Command (0x27)

The Scrambling Mode Command enables or disables data scrambling.

This data type writes the scrambling mode parameters as described in Table 1. When scrambling is enabled, data will be scrambled as described in *Section 8.14*.

Table 21 Scrambling Mode Parameters

SP Byte	Bit Location	Bit Description
Data 0	7:1	Reserved, bits equal 0
Data 0	0	0 = scrambling disabled (default) 1 = scrambling enabled
Data 1	7:0	Reserved, bits equal 0

1725

1721

1722

1723

Version 1.1 Specification for DSI-2

16-Dec-2017

8.9 Peripheral-to-Processor (Reverse Direction) LP Transmissions

- All Command Mode systems require bidirectional capability for returning READ data, acknowledge, or error
- information to the Host Processor. Multi-Lane systems shall use Lane 0 for all peripheral-to-processor
- 1728 Transmissions; other Lanes shall be unidirectional.
- 1729 Reverse-direction signaling shall only use LP (Low Power) mode of Transmission.
- Simple, low-cost systems using display modules which work exclusively in Video Mode may be configured
- with unidirectional DSI for all Lanes. In such systems, no acknowledge or error reporting is possible using
- DSI, and no requirements specified in this Section apply to such systems. However, these systems shall have
- ECC checking and correction capability, which enables them to correct single-bit errors in headers and Short
- packets, even if they cannot report the error.
- 1735 Command Mode systems that use DCS shall have a bidirectional data path. Short packets and the header of
- Long packets shall use ECC and may use Checksum to provide a higher level of data integrity. The Checksum
- feature enables detection of errors in the Payload of Long packets.

8.9.1 Packet Structure for Peripheral-to-Processor LP Transmissions

- Packet structure for peripheral-to-processor transactions is the same as for the processor-to-peripheral direction.
- As in the processor-to-peripheral direction, two basic packet formats are specified: Short and Long. For both
- types, an ECC byte shall be calculated to cover the Packet Header data. ECC calculation is the same in the
- peripheral as in the Host Processor. For Long packets, error checking on the Data Payload, i.e. all bytes after
- the Packet Header, is optional. If the Checksum is not calculated by the peripheral the Packet Footer shall be
- 1744 0x0000.
- BTA shall take place after every peripheral-to-processor transaction. This returns bus control to the Host
- Processor following the completion of the LP Transmission from the peripheral.
- Peripheral-to-processor transactions are of four basic types:
 - *Tearing Effect (TE)* is a Trigger message sent to convey display timing information to the Host Processor. *Trigger* messages are single byte packets sent by a peripheral's PHY layer in response to a signal from the DSI protocol layer. See [MIPI04] for a description of Trigger messages.
 - Acknowledge is a Trigger Message sent when the current Transmission, as well as all preceding Transmissions since the last peripheral to host communication, i.e. either triggers or packets, is received by the peripheral with no errors.
 - Acknowledge and Error Report is a Short packet sent if any errors were detected in preceding Transmissions from the Host Processor. Once reported, accumulated errors in the error register are cleared.
 - Response to Read Request may be a Short or Long packet that returns data requested by the preceding READ command from the processor.

1758 1759

1748 1749

1750

1751

1752

1753

1754

1755

1756

Specification for DSI-2 Version 1.1

16-Dec-2017

8.9.2 System Requirements for ECC and Checksum and Packet Format

- A peripheral shall implement ECC, and may optionally implement Payload checksum.
- ECC support is the capability of generating ECC bytes locally from incoming packet headers and comparing
- the results to the ECC fields of incoming packet headers in order to determine if an error has occurred. DSI
- ECC provides detection and correction of single-bit errors and detection of multiple-bit errors. See
- Section 9.4 and Section 9.5 for information on generating and applying ECC, respectively.
- For Command Mode peripherals, if a single-bit error has occurred the peripheral shall correct the error, set
- the appropriate error bit (Section 8.9.5) and report the error to the Host at the next available opportunity. The
- packet can be used as if no error occurred. If a multiple-bit error is detected, the receiver shall drop the packet
- and the rest of the Transmission, set the relevant error bit and report the error back to the Host at the next
- available opportunity. When the peripheral is reporting to the Host, it shall compute and send the correct
- ECC based on the content of the header being transmitted.
- For Video Mode peripherals, if a single-bit error has occurred the peripheral shall correct the error and use
- the packet as if no error occurred. If a multiple-bit error is detected, the receiver shall drop the packet and the
- rest of the Transmission. Since DSI Links may be unidirectional in Video Mode, error reporting capabilities
- in these cases are application specific and out of scope of this document.
- Host Processors shall implement both ECC and Payload checksum capabilities. ECC and Payload Checksum
- capabilities shall be separately enabled or disabled so that a Host Processor can match a peripheral's
- capability when checking return data from the peripheral. Note, in previous revisions of DSI peripheral
- support for ECC was optional. See Section 10.6. The mechanism for enabling and disabling Payload
- 1779 Checksum capability is out of scope for this document.
- An ECC byte can be applied to both Short and Long packets. Payload Checksum bytes shall only be applied
- to Long packets.
- Host Processors and peripherals shall provide ECC support in both the Forward and Reverse communication
- 1783 directions.
- Host Processors, and peripherals that implement Payload Checksum, shall provide Payload Checksum
- capabilities in both the Forward and Reverse communication directions.
- See Section 8.4 for a description of the ECC and Payload Checksum bytes.

8.9.3 Appropriate Responses to Commands and ACK Requests

In general, if the Host Processor completes a Transmission to the peripheral with BTA asserted, the peripheral shall respond with one or more appropriate packet(s), and then return bus ownership to the Host Processor. If BTA is not asserted following a Transmission from the Host Processor, the peripheral shall not communicate an *Acknowledge* or error information back to the Host Processor.

Interpretation of processor-to-peripheral transactions with BTA asserted, and the expected responses, are as follows:

- Following a non-Read command, the peripheral shall respond with *Acknowledge* if no errors were detected and stored since the last peripheral to host communication, i.e. either triggers or packets.
- Following a Read request, the peripheral shall send the requested READ data if no errors were detected and stored since the last peripheral to host communication, i.e. either triggers or packets.
- Following a Read request if only a single-bit ECC error was detected and corrected, the peripheral shall send the requested READ data in a Long or Short packet, followed by a 4-byte *Acknowledge* and *Error Report* packet in the same LP Transmission. The Error Report shall have the *ECC Error Single Bit* flag set, as well as any error bits from any preceding Transmissions stored since the last peripheral to host communication.
- Following a non-Read command if only a single-bit ECC error was detected and corrected, the peripheral shall proceed to execute the command, and shall respond to BTA by sending a 4-byte *Acknowledge and Error Report* packet. The Error Report shall have the *ECC Error Single Bit* flag set, as well as any error bits from any preceding Transmissions stored since the last peripheral to host communication.
- Following a Read request, if multi-bit ECC errors were detected and not corrected, the peripheral shall send a 4-byte *Acknowledge and Error Report* packet without sending Read data. The Error Report shall have the *ECC Error Multi-Bit* flag set, as well as any error bits from any preceding Transmissions stored since the last peripheral to host communication.
- Following a non-Read command, if multi-bit ECC errors were detected and not corrected, the peripheral shall not execute the command, and shall send a 4-byte *Acknowledge and Error Report* packet. The Error Report shall have the *ECC Error Multi-Bit* flag set, as well as any error bits from any preceding Transmissions stored since the last peripheral to host communication.
- Following any command, if SoT Error, SoT Sync Error or DSI VC ID Invalid or DSI protocol violation was detected, or the DSI command was not recognized, the peripheral shall send a 4-byte Acknowledge and Error Report response, with the appropriate error flags set, as well as any error bits from any preceding Transmissions stored since the last peripheral to host communication, in the two-byte error field. Only the Acknowledge and Error Report packet shall be transmitted; no read or write accesses shall take place on the peripheral in response.
- Following any command, if *EoT Sync Error* or *LP Transmit Sync Error* is detected, or a Payload checksum error is detected in the Payload, the peripheral shall send a 4-byte *Acknowledge and Error Report* packet with the appropriate error flags set, as well as any error bits from any preceding Transmissions stored since the last peripheral to host communication. For a read command, only the *Acknowledge and Error Report* packet shall be transmitted; no read data shall be sent by the peripheral in response.
- Refer to *Section 6.1.2* for how the peripheral acts when encountering Escape Mode Entry Command Error, Low Level Transmit Sync Error and False Control Error. *Section 7.2.2.2* elaborates on HS Receive Timeout Error.
- Once reported to the Host Processor, all errors documented in this Section are cleared from the Error Register.

 Other error types may be detected, stored, and reported by a peripheral, but the mechanisms for flagging, reporting, and clearing such errors are outside the scope of this document.

Specification for DSI-2 Version 1.1

16-Dec-2017

8.9.4 Format of Acknowledge and Error Report and Read Response Data Types

- Acknowledge and Error Report confirms that the preceding command or data sent from the Host Processor to a peripheral was received, and indicates what types of error were detected on the Transmission and any preceding Transmissions. Note that if errors accumulate from multiple preceding Transmissions, it may be difficult or impossible to identify which Transmission contained the error. This message is a Short packet of four bytes, taking the form:
- Byte 0: Data Identifier (Virtual Channel ID + Acknowledge Data Type)
- Byte 1: Error Report bits 0-7
- Byte 2: Error Report bits 8-15
- ECC byte covering the header
- Acknowledge is sent using a Trigger message. See [MIPI04] for a description of Trigger messages:
- Byte 0: 00100001 (shown here in first bit [left] to last bit [right] sequence)
- Response to Read Request returns data requested by the preceding READ command from the processor.

 These may be short or Long packets. The format for short READ packet responses is:
- Byte 0: Data Identifier (Virtual Channel ID + Data Type)
- Bytes 1, 2: READ data, may be one or two bytes. For single byte parameters, the parameter shall be returned in Byte 1 and Byte 2 shall be set to the value 0x00.
- ECC byte covering the header
- The format for long READ packet responses is:
- Byte 0: Data Identifier (Virtual Channel ID + Data Type)
- Bytes 1-2: Word Count N (N = 0 to 65, 535)
- ECC byte covering the header
- N Bytes: READ data, may be from 1 to N bytes
- Payload Checksum, two bytes (16-bit checksum)
- If Payload Checksum is not calculated by the peripheral, send 0x0000

1857

1858

1859

1860

8.9.5 Error Reporting Format

An error report is a Short packet comprised of two bytes following the DI byte, with an ECC byte following the Error Report bytes. By convention, detection and reporting of each error type is signified by setting the corresponding bit to "1". *Table 22* shows the bit assignment for all error reporting.

Table 22 Error Report Bit Definitions

Bit	Description
0	SoT Error
1	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	Peripheral Timeout Error
6	False Control Error
7	Contention Detected
8	D Option: ECC Error, single-bit (detected and corrected) C Option: Packet Header single-bit ECC, Checksum or SSDC Error (detected and corrected)
9	D Option: ECC Error, multi-bit (detected, not corrected) C Option: Packet Header multi-bit ECC, Checksum or SSDC Error (detected, not corrected)
10	Payload Checksum Error (Long packet only)
11	DSI Data Type Not Recognized
12	DSI VC ID Invalid
13	Invalid Transmission Length
14	Reserved
15	DSI Protocol Violation

8.9.5.1 D Option: Error Reporting Format

The first eight bits, bit 0 through bit 7, are related to the physical layer errors that are described in *Section 7.1* and *Section 7.2*. Bits 8 and 9 are related to single bit and multi-bit ECC errors. The remaining bits indicate

- DSI protocol-specific errors.
- Bits 8 and 9 of the Error Report are related to single-bit, and multi-bit ECC errors. A single-bit ECC error
- implies that the receiver has already corrected the error and continued with the previous Transmission.
- Therefore, the data does not need to be retransmitted. A Checksum error can be detected and reported back
- to Host using a Bidirectional Link by a peripheral that has implemented CRC checking capability. A Host
- may retransmit the data or not.
- A DSI Data Type Not Recognized error is caused by receiving a Data Type that is either not defined or is
- defined but not implemented by the peripheral, e.g. a Command Mode peripheral may not implement Video
- Mode-specific commands such as streaming 18-bit packed RGB pixels. After encountering an unrecognized
- Data Type or multiple-bit ECC error, the receiver effectively loses packet boundaries within a Transmission
- and shall drop the Transmission from the point where the error was detected.
- DSI VC ID Invalid error is reported whenever a peripheral encounters a packet header with an unrecognizable
- 1875 VC ID.
- An Invalid Transmission Length error is detected whenever a peripheral receives an incorrect number of
- bytes within a particular Transmission. For example, if the WC field of the header does not match the actual
- number of Payload bytes for a particular packet. Depending on the number, as well as the contents, of the
- bytes following the error, there is a good chance that other types of errors such as Payload Checksum, ECC
- or unrecognized Data Type could be detected. Another example would be a case where peripheral receives a
- short packet, i.e. four bytes plus EoT within a Transmission, with a long Data Type code in the header. In
- general, the Host is responsible for maintaining the integrity of the DSI protocol. If the ECC field was
- detected correctly, implying that host may have made a mistake by inserting a wrong Data Type into the short
- packet, the following EoTp could be interpreted as Payload for the previous packet by a peripheral.
- Depending on the WC field, a Payload Checksum error or an unrecognized Data Type error could be detected.
- In effect, the receiver detects an invalid Transmission length, sets bit 13 and reports it back to the host after
- the first BTA opportunity.
- In the previous example, the peripheral can also detect that an EoTp was not received correctly, which implies
- a protocol violation. Bit 15 is used to indicate DSI protocol violations where a peripheral encounters a
- situation where an expected EoTp was not received at the end of a Transmission or an expected BTA was
- not received after a read request. Although host devices should maintain DSI protocol integrity, DSI
- peripherals shall be able to detect both these cases of protocol violation.
- Other protocol violation scenarios exist, but since there are only a limited number of bits for reporting errors,
- an extension mechanism is required. Peripheral vendors shall specify an implementation-specific error status
- register where a Host can obtain additional information regarding what type of protocol violation occurred
- by issuing a read request, e.g. via a generic DSI read packet, after receiving an Acknowledge and Error Report
- packet with bit 15 set. The type of protocol violations, along with the address of the particular error status
- register and the generic read packet format used to address this register shall be documented in the relevant
- peripheral data sheet. The peripheral data sheet and documentation format is out of scope for this document.

8.9.5.2 **C** Option: Error Reporting Format

- The first eight bits, bit 0 through bit 7, are related to the physical layer errors that are described in **Section 7.1** 1900 and Section 7.2. Bits 8 and 9 are related to packet header errors. The remaining bits indicate DSI 1901 protocol-specific errors.
- 1902
- 1903 Bits 8 and 9 of the Error Report are related to single-bit, and multi-bit ECC errors, packet header checksum and SSDC errors. 1904
- Bit 8 implies that the receiver has already corrected the error and continued with the previous Transmission. 1905
- Therefore, the data does not need to be retransmitted. In High Speed Mode operation, Packet Header is 1906
- transmitted twice. If errors are detected in one of the Packet replicates and the other replicate with no error 1907
- 1908 detected, the receiver shall set Bit 8 to '1'. If errors are detected on both the Packet Header replicates, the
- receiver shall set Bit 9 to '1'. In Escape Mode operation, the receiver shall set Bit 8 to '1' when a single-bit 1909
- ECC error is detected and set Bit 9 to '1' when a multi-bit ECC error is detected. A Payload Checksum error 1910
- can be detected and reported back to Host using a Bidirectional Link by a peripheral that has implemented 1911
- CRC checking capability. A Host may retransmit the data or not. 1912
- 1913 A DSI Data Type Not Recognized error is caused by receiving a Data Type that is either not defined or is
- defined but not implemented by the peripheral, e.g. a Command Mode peripheral may not implement Video 1914
- Mode-specific commands such as streaming 18-bit packed RGB pixels. After encountering an unrecognized 1915
- Data Type or multiple-bit ECC error, the receiver effectively loses packet boundaries within a Transmission 1916
- and shall drop the Transmission from the point where the error was detected. 1917
- DSI VC ID Invalid error is reported whenever a peripheral encounters a packet header with an unrecognizable 1918
- 1919 VC ID.
- An Invalid Transmission Length error is detected whenever a peripheral receives an incorrect number of 1920
- 1921 bytes within a particular Transmission. For example, if the WC field of the header does not match the actual
- number of Payload bytes for a particular packet. Depending on the number, as well as the contents, of the 1922
- bytes following the error, there is a good chance that other types of errors such as Payload Checksum, ECC 1923
- or unrecognized Data Type could be detected. Another example would be a case where peripheral receives 1924
- two short packets, with a long Data Type code in the header of the first packet. In general, the Host is 1925
- responsible for maintaining the integrity of the DSI protocol. If the ECC field was detected correctly, 1926
- implying that host may have made a mistake by inserting a wrong Data Type into the first short packet, the 1927
- following short packet could be interpreted as Payload for the previous packet by a peripheral. Depending on 1928
- the WC field, a Payload Checksum error or an unrecognized Data Type error could be detected. In effect, the 1929 receiver detects an invalid Transmission length, sets bit 13 and reports it back to the host after the first BTA 1930
- 1931 opportunity.
- Bit 15 is used to indicate DSI protocol violations where a peripheral encounters a situation where an expected 1932
- BTA was not received after a read request. Although host devices should maintain DSI protocol integrity, 1933
- DSI peripherals shall be able to detect this case of protocol violation. 1934
- Other protocol violation scenarios exist, but since there are only a limited number of bits for reporting errors, 1935
- an extension mechanism is required. Peripheral vendors shall specify an implementation-specific error status 1936
- register where a Host can obtain additional information regarding what type of protocol violation occurred 1937
- by issuing a read request, e.g. via a generic DSI read packet, after receiving an Acknowledge and Error Report 1938
- packet with bit 15 set. The type of protocol violations, along with the address of the particular error status 1939
- register and the generic read packet format used to address this register shall be documented in the relevant 1940
- peripheral data sheet. The peripheral data sheet and documentation format is out of scope for this document. 1941

8.10 Peripheral-to-Processor Transactions – Detailed Format Description

Table 23 presents the complete set of peripheral-to-processor Data Types.

Table 23 Data Types for Peripheral-Sourced Packets

Data Type, hex	Data Type, binary	Description	Packet Size
0x00 - 0x01	00 000X	Reserved	Short
0x02	00 0010	Acknowledge and Error Report	Short
0x03 - 0x07	00 0011 – 00 0111	Reserved	_
0x08	00 1000	End of Transmission packet (EoTp) – D Option only	Short
0x09 - 0x10	00 1001 – 01 0000	Reserved	_
0x11	01 0001	Generic Short READ Response, 1 byte returned	Short
0x12	01 0010	Generic Short READ Response, 2 bytes returned	Short
0x13 - 0x19	01 0011 – 01 1001	Reserved	_
0x1A	01 1010	Generic Long READ Response	Long
0x1B	01 1011	Reserved	
0x1C	01 1100	DCS Long READ Response	Long
0x1D - 0x20	01 1101 – 10 0000	Reserved	_
0x21	10 0001	DCS Short READ Response, 1 byte returned	Short
0x22	10 0010	DCS Short READ Response, 2 bytes returned	Short
0x23 - 0x3F	10 0011 – 11 1111	Reserved	_

1942

Version 1.1 Specification for DSI-2

16-Dec-2017

8.10.1 Acknowledge and Error Report, Data Type 00 0010 (0x02)

- Acknowledge and Error Report is sent in response to any command, or read request, with BTA asserted when
- a reportable error is detected in the preceding, or earlier, Transmission from the Host Processor. In the case
- of a correctible ECC error, this packet is sent following the requested READ data packet in the same LP
- 1947 Transmission.
- When multiple peripherals share a single DSI, the Acknowledge and Error Report packet shall be tagged with
- the Virtual Channel ID 0b00.
- Although some errors, such as a correctable ECC error, can be associated with a packet targeted at a specific
- peripheral, an uncorrectable error cannot be associated with any particular peripheral. Additionally, many
- detectable error types are PHY-level Transmission errors and cannot be associated with specific packets.

8.10.2 Generic Short Read Response, 1 or 2 Bytes, Data Types = 01 0001 or 01 0010, Respectively

- This is the short-packet response to *Generic READ Request*. Packet composition is the Data Identifier (DI)
- byte, two bytes of Payload data and an ECC byte. The number of valid bytes is indicated by the Data Type
- LSBs, DT bits [1:0]. DT = 01 0001 indicates one byte and DT = 01 0010 indicates two bytes are returned.
- For a single-byte read response, valid data shall be returned in the first (LS) byte, and the second (MS) byte
- shall be sent as 0x00.
- This form of data transfer may be used for other features incorporated on the peripheral, such as a touch-
- screen integrated on the display module. Data formats for such applications are outside the scope of this
- 1960 document.
- 1961 If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the
- requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be
- 1963 sent.

8.10.3 Generic Long Read Response with Optional Payload Checksum, Data Type = 01 1010 (0x1A)

- This is the long-packet response to Generic READ Request. Packet composition is the Data Identifier (DI)
- byte followed by a two-byte Word Count, an ECC byte, N bytes of Payload, and a two-byte Payload
- 1966 Checksum. If the peripheral is Payload Checksum capable, it shall return a calculated two-byte Checksum
- appended to the N-byte Payload data. If the peripheral does not support Payload Checksum it shall return
- 1968 0x0000.
- 1969 If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the
- requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be
- 1971 sent.

Specification for DSI-2 Version 1.1

16-Dec-2017

8.10.4 DCS Long Read Response with Optional Payload Checksum, Data Type 01 1100 (0x1C)

- This is a Long packet response to DCS Read Request. Packet composition is the Data Identifier (DI) byte
- followed by a two-byte Word Count, an ECC byte, N bytes of Payload, and a two-byte Payload Checksum.
- 1974 If the peripheral is Payload Checksum capable, it shall return a calculated two-byte Checksum appended to
- the N-byte Payload data. If the peripheral does not support Payload Checksum it shall return 0x0000.
- 1976 If the DCS command itself is possibly corrupt, due to uncorrectable ECC error, SoT or SoT Sync error, the
- requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be
- 1978 sent.

8.10.5 DCS Short Read Response, 1 or 2 Bytes, Data Types = 10 0001 or 10 0010, Respectively

- This is the short-packet response to DCS Read Request. Packet composition is the Data Identifier (DI) byte,
- two bytes of Payload data and an ECC byte. The number of valid bytes is indicated by the Data Type LSBs,
- DT bits [1:0]. DT = 01 0001 indicates one byte and DT = 01 0010 indicates two bytes are returned. For a
- single-byte read response, valid data shall be returned in the first (LS) byte, and the second (MS) byte shall
- be sent as 0x00.
- 1984 If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the
- requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be
- 1986 sent.

8.10.6 Multiple Transmissions and Error Reporting

- A peripheral shall report all errors documented in *Table 22*, when a command or request is followed by BTA
- giving bus possession to the peripheral. Peripheral shall accumulate errors from multiple transactions up until
- a time that host is issuing a BTA. After that, only one ACK Trigger Message or Acknowledge and Error
- 1990 Report packet shall be returned regardless of the number of packets or Transmissions. Notice that host may
- not be able to associate each error to a particular packet or Transmission causing that error.
- 1992 If receiving an Acknowledge and Error Report for each and every packet is desired, software can send
- individual packets within separate Transmissions. In this case, a BTA follows each individual Transmission.
- Furthermore, the peripheral may choose to store other information about errors that may be recovered by the
- Host Processor at a later time. The format and access mechanism of such additional error information is
- outside the scope of this document.

8.10.7 Clearing Error Bits

- Errors shall be accumulated by the peripheral during single or multiple Transmissions and only cleared after
- they have been reported back to the Host Processor. Errors are transmitted as part of an Acknowledge and
- 1999 Error Report response after the host issues a BTA.

2002

2003

2004

2005

2007

2008

2009

2010

2011

2012

2013

2015

2016

2017

2026

2027

2028

2030

2031

2032

2033

2034

2035

2036

2037 2038

2039

8.11 Video Mode Interface Timing

Video Mode peripherals require pixel data delivered in real time. This Section specifies the format and timing of DSI traffic for this type of display module.

8.11.1 Transmission Packet Sequences

DSI supports several formats, or packet sequences, for Video Mode data Transmission. The peripheral's timing requirements dictate which format is appropriate. In the following Sections, *Burst Mode* refers to time-compression of the RGB pixel (active video) portion of the Transmission. In addition, these terms are used throughout the following Sections:

- Non-Burst Mode with Sync Pulses enables the peripheral to accurately reconstruct original video timing, including sync pulse widths.
- Non-Burst Mode with Sync Events similar to above, but accurate reconstruction of sync pulse widths is not required, so a single *Sync Event* is substituted.
- Burst mode RGB pixel packets are time-compressed, leaving more time during a scan line for LP mode (saving power) or for multiplexing other Transmissions onto the DSI Link.

Note that for accurate reconstruction of timing, packet overhead including Data ID, ECC, Packet Header Checksum and Payload Checksum bytes should be taken into consideration.


- The Host Processor shall support all of the packet sequences in this Section. A Video Mode peripheral shall support at least one of the packet sequences in this Section. The peripheral shall not require any additional constraints regarding packet sequence or packet timing. The peripheral supplier shall document all relevant timing parameters listed in *Table 24*.
- In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral.
- To enable PHY synchronization the Host Processor should periodically end HS Transmission and drive the
 Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the
 figures in this Section. The Host Processor should return to LP state once per scanline during the horizontal
 blanking time. Regardless of the frequency of BLLP periods, the Host Processor is responsible for meeting
 all documented peripheral timing requirements. Note, at lower frequencies BLLP periods will approach, or
 become, zero, and burst mode will be indistinguishable from non-burst mode.
 - During the BLLP the DSI Link may do any of the following:
 - Remain in Idle Mode with the Host Processor in LP-11 state and the peripheral in LP-RX
 - Transmit one or more non-video packets from the Host Processor to the peripheral using Escape Mode
 - Transmit one or more non-video packets from the Host Processor to the peripheral using HS Mode
 - If the previous processor-to-peripheral Transmission ended with BTA, transmit one or more packets from the peripheral to the Host Processor using Escape Mode
 - Transmit one or more packets from the Host Processor to a different peripheral using a different Virtual Channel ID

The sequence of packets within the BLLP or RGB portion of an HS Transmission is arbitrary. The Host Processor may compose any sequence of packets, including iterations, within the limits of the packet format definitions. For all timing cases, the first line of a frame shall start with VSS; all other lines shall start with VSE or HSS. Note that the position of synchronization packets, such as VSS and HSS, in time is of utmost importance since this has a direct impact on the visual performance of the display panel.

16-Dec-2017

Normally, RGB pixel data is sent with one full scanline of pixels in a single packet. If necessary, a horizontal scanline of active pixels may be divided into two or more packets. However, individual pixels shall not be split across packets.

Transmission packet components used in the figures in this Section are defined in *Figure 65* unless otherwise specified.



Der Gyne Event 1 deket. V Gyne et

2045 2046

2047

2048 2049

2040

2041

2042

2043

2044

Figure 65 Video Mode Interface Timing Legend

If a peripheral timing specification for HBP or HFP minimum period is zero, the corresponding Blanking Packet may be omitted. If the HBP or HFP maximum period is zero, the corresponding blanking packet shall be omitted.

2050

2051

2052

2053

2054

2055 2056

2057

2058

2059

2060

2061

2062

8.11.2 Non-Burst Mode with Sync Pulses

With this format, the goal is to accurately convey DPI-type timing over the DSI serial Link. This includes matching DPI pixel-Transmission rates, and widths of timing events like sync pulses. Accordingly, synchronization periods are defined using packets transmitting both start and end of sync pulses. An example of this mode is shown in *Figure 66*.




Figure 66 Video Mode Interface Timing: Non-Burst Transmission with Sync Start and End

Normally, periods shown as HSA (Horizontal Sync Active), HBP (Horizontal Back Porch) and HFP (Horizontal Front Porch) are filled by Blanking Packets, with lengths (including packet overhead) calculated to match the period specified by the peripheral's data sheet. Alternatively, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power. During HSA, HBP and HFP periods, the bus should stay in the LP-111 state.

Refer to *Annex C* for the method of Video Mode interface timing for non-burst Transmission with Sync Start and Sync End sourcing interlaced video.

2063

2064

2065

2066

2067

2068

2069

2070

2071

2072

8.11.3 Non-Burst Mode with Sync Events

This mode is a simplification of the format described in *Section 8.11.2*. Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. Pixels are transmitted at the same rate as they would in a corresponding parallel display interface such as DPI-2. An example of this mode is shown in *Figure 67*.




Figure 67 Video Mode Interface Timing: Non-burst Transmission with Sync Events

As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

Refer to *Annex C* for the method of Video Mode interface timing for non-burst Transmission with Sync Events sourcing interlaced video.

2073

2074

2075 2076

2077

2078

2079

2080

2081

2082

2083

2084

2085

8.11.4 Burst Mode

In this mode, blocks of pixel data can be transferred in a shorter time using a time-compressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data Transmissions over the Link in either direction.

There may be a line buffer or similar memory on the peripheral to accommodate incoming data at high speed. Following HS pixel data Transmission, the bus may stay in HS Mode for sending blanking packets or go to Low Power Mode, during which it may remain idle, i.e. the Host Processor remains in LP-111 state, or LP Transmission may take place in either direction. If the peripheral takes control of the bus for sending data to the Host Processor, its Transmission time shall be limited to ensure data underflow does not occur from its internal buffer memory to the display device. An example of this mode is shown in *Figure 68*.




Figure 68 Video Mode Interface Timing: Burst Transmission

Similar to the Non-Burst Mode scenario, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

16-Dec-2017

8.11.5 Parameters

2086

2087

2088

2089

2090

2091

2092

Table 24 documents the parameters used in the preceding figures. Peripheral supplier companies are responsible for specifying suitable values for all blank fields in the table. The Host Processor shall meet these requirements to ensure interoperability.

For periods when Data Lanes are in LP Mode, the peripheral shall also specify whether continuous clock mode is required. The Host Processor is responsible for meeting minimum timing relationships between clock activity and HS Transmission on the Data Lanes as documented in [MIP104].

Table 24 Required Peripheral Timing Parameters

Parameter	Description	Minimum	Maximum	Units	Comment
br _{PHY}	Bit rate total on all Lanes			Mbps	Depends on PHY
					implementation
tL	Line time			μs	Define range to meet frame rate
thsa	Horizontal sync active			μs	
thbp	Horizontal back porch			μs	
tнаст	Time for image data			μs	Defining min = 0 allows max PHY speed
HACT	Active pixels per line			pixels	
thep	Horizontal front porch			μs	No upper limit as long as line time is met
VSA	Vertical sync active			lines	Number of lines in the vertical sync area
VBP	Vertical back porch			lines	
VACT	Active lines per frame			lines	
VFP	Vertical front porch			lines	

8.12 TE Signaling in DSI

- A Command Mode display module has its own timing controller and local frame buffer for display refresh.
- In some cases the Host Processor needs to be notified of timing events on the display module, e.g. the start
- of vertical blanking or similar timing information. In a traditional parallel-bus interface like DBI-2, a
- dedicated signal wire labeled TE (Tearing Effect) is provided to convey such timing information to the Host
- Processor. In a DSI system, the same information, with reasonably low latency, shall be transmitted from the
- display module to the Host Processor when requested, using the bidirectional Data Lane.
- The PHY for DSI has no inherent interrupt capability from peripheral to Host Processor, so the Host Processor
- shall either rely on polling, or it shall give bus ownership to the peripheral for extended periods, as it does
- 2101 not know when the peripheral will send the TE message.
- For polling to the display module, the Host Processor shall detect the current scan line information with a
- DCS command such as get_scan_line to avoid Tearing Effects. For TE-reporting from the display module,
- the TE-reporting function is enabled and disabled by three DCS commands to the display module's controller:
- set_tear_on, set_tear_scanline, and set_tear_off. See [MIPI01] for details.
- set_tear_on and set_tear_scanline are sent to the display module as DSI Data Type 0x15 (DCS Short Write,
- one parameter) and DSI Data Type 0x39 (DCS Long Write/write_LUT), respectively. The Host Processor
- ends the Transmission with Bus Turn-Around asserted, giving bus possession to the display module. Since
- the display module's DSI Protocol layer does not interpret DCS commands, but only passes them through to
- the display controller, it responds with a normal Acknowledge and returns bus possession to the Host
- Processor. In this state the display module cannot report TE events to the Host Processor, since it does not
- 2112 have bus possession.
- To enable TE-reporting, the Host Processor shall give bus possession to the display module without an
- accompanying DSI command Transmission after TE reporting has been enabled. This is accomplished by
- the Host Processor's protocol logic asserting (internal) Bus Turn-Around signal to its PHY functional block.
- The PHY layer will then initiate a Bus Turn-Around sequence in LP mode, which gives bus possession to
- 2117 the display module.

2125

- Since the timing of a TE event is, by definition, unknown to the Host Processor, the Host Processor shall give
- bus possession to the display module and then wait for up to one video frame period for the TE response.
- During this time, the Host Processor cannot send new commands, or requests to the display module, because
- it does not have bus possession.
- 2122 When the TE event takes place the display module shall send TE event information in LP mode using a
- specified trigger message via the following sequence:
 - The display module shall send the LP Escape Mode sequence
 - The display module shall then send the trigger message byte 01011101 (shown here in first bit to last bit sequence)
 - The display module shall then return bus possession to the Host Processor
- This Trigger Message is reserved by DSI for TE signaling only, and shall not be used for any other purpose
- in a DSI-compliant interface.
- See [MIP101] for detailed descriptions of the TE related commands, and command and parameter formats.

Specification for DSI-2 Version 1.1

16-Dec-2017

8.13 DSI with Display Stream Compression

8.13.1 Compression Transport Requirements

- The following Sections 8.13.1 through 8.13.5 shall apply when DSI carries Bitstreams. Compressed pixel
- data shall be decoded in the Peripheral. The Peripheral may store the data from a Bitstream in a local frame
- buffer before decoding.
- The pixel data coding shall transmit a fixed number of bits over a Slice that contains compressed pixel data.
- The following relationship shall be true over a Slice used by the coding system. The size of the Slice, in
- horizontal and vertical dimensions, determines how many pixels are in each Slice. This Specification shall
- use a bits-per-pixel compression factor.
- The following relationship shall be true for each Slice in a DSI frame:
- $bits / Slice = bits / pixel \times pixels / Slice$
- The bits per Slice shall be an integral number of bytes, guaranteed by choosing a bits-per-Slice value
- supported by a compliant Codestream such that the above equation is met. Therefore, the bits per frame is an
- integral number of bytes, since one frame is the largest possible Slice.

8.13.2 Transport Buffer Model (Informative)

- The decoder and encoder may require buffers to ensure real-time operation. The decoder manufacturer
- defines supported upper and lower boundary sizes for a Slice. The coding system encodes and decodes, in
- real time, all content with no underflow or overflow. Refer to the coding system for guidelines regarding
- buffering required by the coding system as a result of ensuring real time operation without underflow or
- overflow. Additional buffering between the transport layer and the coding system is out of scope of this
- 2148 Specification.
- 2149 If the coding system creates a constant bit rate (CBR) Codestream, then the transport layer can predict the
- rate of pixels in order to fill the Codestream data format Long Packets. The Compressed Pixel Stream
- (Section 8.8.24) Long Packet contains as many bytes of the Codestream as is determined in the application
- requirements. For example, video mode requires timely insertion of HSS packets.
- 2153 If the coding system creates a variable bit rate (VBR) Codestream, then the transport layer may need a
- mechanism to either fill a Compressed Pixel Stream Long Packet, or else include a transport buffer that
- ensures that the Long Packet contains the exact number of bytes defined in the Long Packet header. The
- method used to fill Long Packets with a VBR Codestream is outside the scope of this Specification.

8.13.3 Compression with Video Modes

- The compressed stream may use any of the video mode interface timings specified in *Section 8.11*: non-burst
- mode with sync pulses; non-burst mode with sync events; or burst mode. Display Stream Compression
- transmits compressed pixel data that shall be decoded in the peripheral.
- The video mode interface timing diagrams in Sections 8.11.2, 8.11.3 and 8.11.4 apply to Display Stream
- 2161 Compression. "RGB" as shown in *Figure 65* through *Figure 68* shall represent compressed pixel data.
- The burst mode that also carries Codestreams acts identically to video burst mode with uncompressed data.
- There is an HBP and HFP based on the manufacturers data sheet.

2164

2165

2166

2167

2168

2169

2170

2171

2172

2173

2175

2176

2177

2178 2179

8.13.4 Compression-Related Parameters

The coding system shall define a Picture Parameter Set (PPS) comprising all parameters that are required to create and interpret a Codestream. The device manufacturer may define a mechanism that allows the PPS to be updated on a frame-by-frame basis. The coding system standard defines the PPS, and any synchronization required between the PPS changes, and those changes affecting the Codestream.

Device manufacturers shall specify in a product data sheet the values for the parameters listed in *Table 25* (supplying the missing Parameter, Minimum, and Maximum values).

Table 25 Required Peripheral Parameters for Compression

Parameter	Description	Minimum	Maximum	Units	Comments
	Slice horizontal size range			Frame width, either in number of pixels or percentage	Data sheet best practice: be clear about what combinations are supported
	Slice vertical size range			Lines	_
	Slice area			Pixels	_
	Line buffer			Kilobytes	Codec only
	Rate buffer			Kilobytes	Codec only
	Transport buffer			Kilobytes	_
	Compression value range			bpp	_
	Compression resolution range			bpp	_

8.13.5 Display Stream Compression with Command Mode

This Section shall apply when DSI carries Codestreams and operates in command mode. In addition, the Sections on Compression Mode (*Section 8.8.25*) and Compression-Related Parameters (*Section 8.13.4*) shall also apply with compression scheme in command mode.

Display devices operating in command mode with frame memory can optionally have a decoder implemented for display stream compression purposes. In such cases, the Compression Mode scheme is enabled through the Compression Mode data type (see *Section 8.8.25*). When Compression Mode status is enabled, the display device shall treat all incoming pixel data, which is written to the frame memory, as a compressed Codestream.

The Display Command Set Specification [MIPI01] describes display stream compression transport in command mode for Architecture Type 1 display devices.

8.14 Data Scrambling

Data Scrambling is used to mitigate the effects of EMI and RF self-interference, by spreading the information Transmission energy of the Link over a possibly large frequency band using a data randomization technique. The scrambling feature described in this chapter is optional and normative: If a DSI-2 implementation includes support for scrambling, the scrambling feature shall be implemented as described in this chapter. The benefits of data scrambling are well known, and it is strongly recommended to implement this data scrambling capability in order to minimize radiated emissions in the system.

Data Scrambling shall apply on a per-Link basis. In split-Link implementations, each Sub-Link shall be scrambled independently (e.g. each Sub-Link will have a dedicated PRBS generator). Only the application specific Data Payload and the Long Packet Footer (which may include a Filler Byte) shall be scrambled. All other DSI-2 Long Packet fields, and special data fields generated by the PHY that are beyond the control of the DSI-2 protocol, shall not be scrambled. For clarity, *Table 26* lists all fields that are not scrambled.

Short Packets shall not be scrambled.

LP Mode transactions shall not be scrambled.

Packets sent using Escape Mode shall not be scrambled.

Table 26 Fields That are Not Scrambled

	PHY-Generated	DSI-2-Protocol-Generated
D Option (D-PHY)	 HS-Zero Sync Word (aka Leader Sequence) HS Trail All fields of the deskew sequence (aka deskew burst) including the HS-Zero Deskew sync pattern '01010101' data HS-Trail SoT EoT 	 Packet Header of the HS Mode Long Packet Short Packets LP Mode transactions Escape Mode transactions
C Option (C-PHY)	 Preamble (including t_{3-PREBEGIN} t_{3-PROGSEQ} and t_{3-PREBEDD}) Sync Word (SSS) Post SoT EoT 	 Sync Word (SSS) Packet Header of the HS Mode Long Packet Short Packets LP Mode transactions Escape Mode transactions

The data scrambler and descrambler PRBS shall be generated using the Galois form of a Linear Feedback Shift Register (LFSR) implementing the generator polynomial:

$$G(x) = x^{16} + x^5 + x^4 + x^3 + 1$$

The LFSR shall be initialized at the beginning of every packet using the 16-bit seed value 0xFFFF.

The LFSR shall generate an eight bit sequence at G(x) for every byte of Payload data to be scrambled, starting from its initial seed value. The LFSR shall generate new bit sequences of G(x) by advancing eight bit cycles for each subsequent Payload data byte.

Scrambling shall be achieved by modulo-2 bit-wise addition (X-OR) of a sequence of eight bits G(x) with the DSI-2 Payload data to be scrambled. Bits 8-N output from G(x) affect bit 0 of the Packet Data bytes, and bits 8-N+7 output from G(x) affect bit 7 of the Packet Data bytes. Implementation tip: the 8-bit value from the PRBS is the flip of Q15:Q8 of the PRBS LFSR register on every 8^{th} bit clock. The designer might choose to implement the PRBS LFSR in parallel form to shift the equivalent of 8 places in a single byte clock, or it might even be configured to shift a multiple of 8 places in a single word clock.

Version 1.1 Specification for DSI-2




Figure 69 PRBS LFSR Serial Implementation Example

2208 2209 16-Dec-2017

16-Dec-2017

Table 27 shows the sequence of the PRBS register one bit at a time, starting with the initial seed value. The data scrambling sequence is the output G(x). The first bit output from the scrambler is the value output from G(x) (also D15 of the register in *Figure 70*) when the register contains the initial seed value.

Table 27 Example of the PRBS Bit-at-a-Time Shift Sequence

t	Q15	Q14	Q13	Q12	Q11	Q10	Q9	Q8	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	LFSR
0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	FFFF
1	1	1	1	1	1	1	1	1	1	1	0	0	0	1	1	1	FFC7
2	1	1	1	1	1	1	1	1	1	0	1	1	0	1	1	1	FFB7
3	1	1	1	1	1	1	1	1	0	1	0	1	0	1	1	1	FF57
4	1	1	1	1	1	1	1	0	1	0	0	1	0	1	1	1	FE97
5	1	1	1	1	1	1	0	1	0	0	0	1	0	1	1	1	FD17
6	1	1	1	1	1	0	1	0	0	0	0	1	0	1	1	1	FA17
7	1	1	1	1	0	1	0	0	0	0	0	1	0	1	1	1	F417
8	1	1	1	0	1	0	0	0	0	0	0	1	0	1	1	1	E817
9	1	1	0	1	0	0	0	0	0	0	0	1	0	1	1	1	D017
10	1	0	1	0	0	0	0	0	0	0	0	1	0	1	1	1	A017
11	0	1	0	0	0	0	0	0	0	0	0	1	0	1	1	1	4017
12	1	0	0	0	0	0	0	0	0	0	1	0	1	1	1	0	802E
13	0	0	0	0	0	0	0	0	0	1	1	0	0	1	0	1	0065
14	0	0	0	0	0	0	0	0	1	1	0	0	1	0	1	0	00CA
15	0	0	0	0	0	0	0	1	1	0	0	1	0	1	0	0	0194
16	0	0	0	0	0	0	1	1	0	0	1	0	1	0	0	0	0328

2211 2212

2213

2216

2217

2218

2219

2220

2221

Table 28 shows the first twelve PRBS Byte Outputs that are produced by the PRBS LFSR.

Table 28 Example PRBS Implementation Showing Scrambling Data Byte Sequence

Scrambling Sequence Byte #	PRBS Register	PRBS Byte Output
Initial Seed, Byte 0	0xFFFF	0xFF
Byte 1	0XE817	0x17
Byte 2	0x0328	0xC0
Byte 3	0x284B	0x14
Byte 4	0x4DE8	0xB2
Byte 5	0xE755	0xE7
Byte 6	0x404F	0x02
Byte 7	0x4140	0x82
Byte 8	0x4E79	0x72
Byte 9	0x761E	0x6E
Byte 10	0x1466	0x28
Byte 11	0x6574	0xA6

Table 29 shows an example of the D Option, with a byte stream consisting of a Packet Header followed by nine Packet Data bytes. The PRBS Byte Output and the Scrambled Tx Byte Stream are also shown.

Table 29 Example of Packet Header, Long Packet Data, and Scrambled Data Sequence (D Option)

Packet Header & Packet Data	PRBS Byte Output	Scrambled Tx Byte Stream	Comment
0x3E	n/a	0x3E	Data Type/ID
0x09	n/a	0x09	Word Count LSB
0x00	n/a	0x00	Word Count MSB
0x31	n/a	0x31	ECC
0xFF	0xFF	0x00	Payload Red Pixel 1
0x66	0x17	0x71	Payload Green Pixel 1
0x00	0xC0	0xC0	Payload Blue Pixel 1
0xFF	0x14	0xEB	Payload Red Pixel 2
0x66	0xB2	0xD4	Payload Green Pixel 2
0x00	0xE7	0xE7	Payload Blue Pixel 2
0xFF	0x02	0xFD	Payload Red Pixel 3
0xFF	0x82	0x7D	Payload Green Pixel 3
0x7F	0x72	0x0D	Payload Blue Pixel 3
0xDB	0x6E	0xB5	Checksum LSB
0xE9	0x28	0xC1	Checksum MSB

Table 30 shows an example of the C Option, with a word-packed stream consisting of a Packet Header followed by nine Packet Data bytes packed as words. The PRBS Two-Byte Output and the Scrambled Tx Word Stream are also shown.

Table 30 Example of Packet Header, Long Packet Data, and Scrambled Data Sequence (C Option)

Packet Header & Packet Data	PRBS Two-Byte Output	Scrambled Tx Word Stream	Comment
SSS	n/a	SSS	SSS sync sequence inserted by C-PHY
0x893E	n/a	0x893E	SSDC, WC (LS 4 bits), Data Type (8 bits)
0x8000	n/a	0x8000	SSDC, Word Count (LS 12 bits)
0x8969	n/a	0x8969	SSDC, PH-CRC (12 bits)
SSS	n/a	SSS	SSS sync sequence inserted by C-PHY
0x893E	n/a	0x893E	SSDC, WC (LS 4 bits), Data Type (8 bits)
0x8000	n/a	0x8000	SSDC, Word Count (LS 12 bits)
0x8969	n/a	0x8969	SSDC, PH-CRC (12 bits)
SSS	n/a	SSS	SSS sync sequence inserted by C-PHY
0x66FF	0x17FF	0x7100	Payload Green Pixel 1, Red Pixel 1
0xFF00	0x14C0	0xEBC0	Payload Red Pixel 2, Blue Pixel 1
0x0066	0xE7B2	0xE7D4	Payload Blue Pixel 2, Green Pixel 2
0xFFFF	0x8202	0x7DFD	Payload Green Pixel 3, Red Pixel 3
0xDB7F	0x6E72	0xB50D	Checksum LSB, Payload Blue Pixel 3
0x00E9	0xA628	0xA6C1	Filler Byte, Checksum MSB

2223 2224

2225

2226

Version 1.1 Specification for DSI-2

16-Dec-2017

9 Error-Correcting Code (ECC), Payload Checksum, and Packet Header Checksum

9.1 Packet Header Error Detection/Correction

9.1.1 D Option: Packet Header Error Detection/Correction

- The Host Processor in a DSI-based system shall generate an error-correction code (ECC) and append it to
- the header of every packet sent to the peripheral. The ECC takes the form of a single byte following the
- header bytes. The ECC byte shall provide single-bit error correction, and 2-bit error detection, for the entire
- Packet Header. See Figure 35 and Figure 36 for descriptions of the Long and Short Packet Headers,
- 2233 respectively.
- ECC shall always be generated and appended in the Packet Header from the Host Processor. Peripherals with
- Bidirectional Links shall also generate and send ECC.
- Peripherals in unidirectional DSI systems, although they cannot report errors to the host, shall still take
- advantage of ECC for correcting single-bit errors in the Packet Header.

9.1.2 C Option: Escape Mode Packet Header Error Detection/Correction

- The Host Processor in a DSI-based system shall generate an error-correction code (ECC) and append it to
- the header of every packet sent to the peripheral in Escape Mode. The ECC takes the form of a single byte
- following the header bytes. The ECC byte shall provide single-bit error correction, and 2-bit error detection,
- for the entire Packet Header. See Figure 45 and Figure 46 for descriptions of the Long and Short Packet
- Headers in Escape Mode, respectively.
- ECC shall always be generated and appended in the Packet Header from the Host Processor. Peripherals with
- Bidirectional Links shall also generate and send ECC.
- Peripherals in unidirectional DSI systems, although they cannot report errors to the host, shall still take
- advantage of ECC for correcting single-bit errors in the Packet Header.

9.1.3 C Option: High Speed Mode Packet Header Error Detection/Correction

The Host Processor in a DSI-based system shall generate a 12-bit checksum for the Packet Header when the packet is sent in High Speed Mode. The Packet Header checksum and SSDC provides detection of a single 3-phase-encoded wire state error for the entire Packet Header. See *Figure 39* and *Figure 42* for descriptions of the Long and Short Packet Headers in High Speed Mode, respectively.

Packet Header checksum and SSDC shall always be packed in the Packet Header from the Host Processor when the Packet is transmitted in High Speed Mode.

Peripherals shall use the Packet Header Checksum and SSDC for detecting single 3-phase-encoded wire state errors in the Packet Header.

A single 3-phase-encoded wire state error may cause different numbers of errors in the decoded and demapped data. The peripheral may get the following errors:

- A single 3-phase-encoded wire state error which gets decoded into erroneous Rotation and/or Polarity bits of the symbols may cause 2 to 4 bits of errors in the de-mapped data.
- A single 3-phase-encoded wire state error which gets decoded into erroneous Flip bits of the symbols may cause up to 15 bits out of the 16-bit de-mapped data in error.
- A single 3-phase-encoded wire state error which corrupts and match with the previous and/or the
 next symbols may cause 1 to 2 symbol slip. The peripheral may lose the 7-symbol word alignment
 and get extensive errors for the rest of the packet if left uncorrected.

The Packet Header Checksum shall be realized as a 12-bit CRC with a generator polynomial of:

$$x^{12} + x^8 + x^7 + x^6 + x^5 + x^4 + x^0$$

The CRC shift register shall be initialized to the value 0xFFF before the Packet Header enters. The Packet Header enters as a bitwise data stream from the left, least significant bit of the least significant byte first. The Host Processor and peripheral shall include the SSDC in the Packet Header checksum calculation.




Figure 70 Packet Header Bitwise Stream Input to CRC Shift Register Example

2270

2269

2247

2248

2249

2250

2251

2252

2253

2254

2255

2256

2257

2258

2259

2260

2261

2263

2264

2265

2266

2267

2271

2272

2273

2274

2275 2276

2277

2278

2279

2281

2282

2283

2284

2285

After all bytes in the packet header have passed through the CRC shift register, the shift register contains the Packet Header checksum. The Packet Header checksum and packet header shall be packed into three 16-bit words according to *Figure 71*. The least significant word shall be transmitted first, and the most significant word transmitted last, to the 7-Symbol Mapper of the PHY Layer.

PH[15:0] (LS 16-bit word)					PH[31:16]		PH[47:32] (MS 16-bit word)		
Data ID	7	WC (LS ₀ Byte) 3	SSDC 0 3	WC 4 ^(LS byte) 7	WC (MS Byte)	SSDC 4 7	PH-CRC 0 11	SSDC 8 11	
0x29		0x1	0x8	0x0	0x00	0x8	0xC6A	0x8	
1 0 0 1 0 1	0 0	1 0 0 0	0 0 0 1	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 1	0 1 0 1 0 1 1 0 0 0 1 1	0 0 0 1	
L			М	L		М	L	М	
S			S	S		S	S	S	
В			В	В		В	В	В	
			_		Time				

Figure 71 Packet Header with Checksum

Informative: Each 16-bit value is mapped to a 7-symbol group by the Mapper. With the fixed SSDC packed in the 4 most significant bits of each 16-bit data, the mapping region for each of the 16-bit data is fixed. Since the Flip bits are fixed for each of the mapping region, the Flip bits of all the three 7-symbols of each of the 16-bit Packet Header data shall always be mapped to fixed values (*Figure 72*).




Figure 72 (Informative) Flip Bits of the 7-Symbol of Each Word of a Packet Header Example

Each Packet Header is repeated twice. Any error caused by a single 3-phase encoded wire state error in the Packet Header can be detected by the Packet Header checksum and SSDC. The receiver shall detect Packet Header errors using the checksum and SSDC in the Packet Header replicates, and use the replicate which does not have any error.

Specification for DSI-2 Version 1.1

16-Dec-2017

9.2 Hamming Code Theory

The number of parity or error check bits required is given by the Hamming rule, and is a function of the number of bits of information transmitted. The Hamming rule is expressed by the following inequality:

 $2288 d + p + 1 < = 2^p$

- where d is the number of data bits, and p is the number of parity bits.
- The result of appending the computed parity bits to the data bits is called the Hamming code word. The size of the code word c is d + p, and a Hamming code word is described by the ordered set (c, d).
- A Hamming code word is generated by multiplying the data bits by a generator matrix G. This multiplication's result is called the code word vector (c1, c2, c3, ...cn), consisting of the original data bits and the calculated parity bits. The generator matrix G used in constructing Hamming codes consists of I, the
- identity matrix, and a parity generation matrix A:
- $\mathbf{G} = [\mathbf{I} \mid \mathbf{A}]$
- The Packet Header plus the ECC code can be obtained as:
- PH = p * G
- where p represents the header, and G is the corresponding generator matrix.
- Validating the received code word r involves multiplying it by a parity check to form s, the syndrome or parity check vector:
- s = H * PH
- where PH is the received Packet Header, and **H** is the parity check matrix:
- $\mathbf{H} = [\mathbf{A}^{\mathrm{T}} | \mathbf{I}]$
- If all elements of s are zero, then the code word was received correctly. If s contains non-zero elements, then at least one error is present. If the header has a single-bit error, then the syndrome s matches one of the elements of **H**, which will point to the bit in error. Furthermore, if the bit in error is a parity bit, then the syndrome will be one of the elements on **I**, or else it will be the data bit identified by the position of the
- syndrome in A^{T} .

2313

2314

2315

2316

2317

2318

2319 2320

2321

2329

9.3 Hamming-Modified Code Applied to DSI Packet Headers

Hamming codes use parity to either correct a single-bit error, or to detect a two-bit error, but are not capable of doing both simultaneously. DSI uses Hamming-modified codes where an extra parity bit is used to support both single error correction as well as two-bit error detection.

For example a 7+1 bit Hamming-modified code (72, 64) allows for protection of up to 64 data bits. DSI systems shall use a 5+1 bit Hamming-modified code (30, 24), allowing for protection of up to twenty-four data bits. The addition of a parity bit allows a five bit Hamming code to correct a single-bit error and detect a two-bit error simultaneously.

Since Packet Headers are fixed at four bytes (twenty-four data bits and eight ECC bits), P6 and P7 of the ECC byte are unused, and shall be set to zero by the transmitter. The receiver shall ignore P6 and P7 and set both bits to zero before processing ECC. *Table 31* shows a compact way to specify the encoding of parity and decoding of syndromes.

Table 31 ECC Syndrome Association Matrix

	d2d1d0									
d5d4d3	0р000	0b001	0b010	0b011	0b100	0b101	0b110	0b111		
06000	0x07	0x0B	0x0D	0x0E	0x13	0x15	0x16	0x19		
0b001	0x1A	0x1C	0x23	0x25	0x26	0x29	0x2A	0x2C		
0b010	0x31	0x32	0x34	0x38	0x1F	0x2F	0x37	0x3B		
0b011	0x43	0x45	0x46	0x49	0x4A	0x4C	0x51	0x52		
0b100	0x54	0x58	0x61	0x62	0x64	0x68	0x70	0x83		
0b101	0x85	0x86	0x89	0x8A	0x3D	0x3E	0x4F	0x57		
0b110	0x8C	0x91	0x92	0x94	0x98	0xA1	0xA2	0xA4		
0b111	0xA8	0xB0	0xC1	0xC2	0xC4	0xC8	0xD0	0xE0		

Each cell in the matrix represents a syndrome, and each syndrome in the matrix is MSB left aligned:

- e.g. $0x07 = 0b0000 \ 0111 = P7P6P5P4P3P2P1P0$
- The top row defines the three LSB of data position bit, and the left column defines the three MSB of data position bit for a total of 64-bit positions.
- e.g. 38th bit position (D37) is encoded 0b100_101 and has the syndrome 0x68.
- To correct a single bit error, the syndrome shall be one of the syndromes in the table, which will identify the bit position in error. The syndrome is calculated as:

$$S = P_{SEND} \wedge P_{RECEIVED}$$

- where P_{SEND} is the 6-bit ECC field in the header, and P_{RECEIVED} is the calculated parity of the received header.
- Table 32 represents the same information as in *Table 31*, organized to provide better insight into how parity bits are formed from data bits.

Table 32 ECC Parity Generation Rules

Data Bit	P7	P6	P5	P4	P3	P2	P1	P0	Hex	
0	0	0	0	0	0	1	1	1	0x07	
1	0	0	0	0	1	0	1	1	0x0B	
2	0	0	0	0	1	1	0	1	0x0D	
3	0	0	0	0	1	1	1	0	0x0E	
4	0	0	0	1	0	0	1	1	0x13	
5	0	0	0	1	0	1	0	1	0x15	
6	0	0	0	1	0	1	1	0	0x16	
7	0	0	0	1	1	0	0	1	0x19	
8	0	0	0	1	1	0	1	0	0x1A	
9	0	0	0	1	1	1	0	0	0x1C	
10	0	0	1	0	0	0	1	1	0x23	
11	0	0	1	0	0	1	0	1	0x25	
12	0	0	1	0	0	1	1	0	0x26	
13	0	0	1	0	1	0	0	1	0x29	
14	0	0	1	0	1	0	1	0	0x2A	
15	0	0	1	0	1	1	0	0	0x2C	
16	0	0	1	1	0	0	0	1	0x31	
17	0	0	1	1	0	0	1	0	0x32	
18	0	0	1	1	0	1	0	0	0x34	
19	0	0	1	1	1	0	0	0	0x38	
20	0	0	0	1	1	1	1	1	0x1F	
21	0	0	1	0	1	1	1	1	0x2F	
22	0	0	1	1	0	1	1	1	0x37	
23	0	0	1	1	1	0	1	1	0x3B	
24	0	1	0	0	0	0	1	1	0x43	
25	0	1	0	0	0	1	0	1	0x45	
26	0	1	0	0	0	1	1	0	0x46	
27	0	1	0	0	1	0	0	1	0x49	
28	0	1	0	0	1	0	1	0	0x4A	
29	0	1	0	0	1	1	0	0	0x4C	
30	0	1	0	1	0	0	0	1	0x51	
31	0	1	0	1	0	0	1	0	0x52	
32	0	1	0	1	0	1	0	0	0x54	
33	0	1	0	1	1	0	0	0	0x58	
34	0	1	1	0	0	0	0	1	0x61	

Version 1.1 16-Dec-2017

Data Bit	P7	P6	P5	P4	P3	P2	P1	P0	Hex
35	0	1	1	0	0	0	1	0	0x62
36	0	1	1	0	0	1	0	0	0x64
37	0	1	1	0	1	0	0	0	0x68
38	0	1	1	1	0	0	0	0	0x70
39	1	0	0	0	0	0	1	1	0x83
40	1	0	0	0	0	1	0	1	0x85
41	1	0	0	0	0	1	1	0	0x86
42	1	0	0	0	1	0	0	1	0x89
43	1	0	0	0	1	0	1	0	0x8A
44	0	0	1	1	1	1	0	1	0x3D
45	0	0	1	1	1	1	1	0	0x3E
46	0	1	0	0	1	1	1	1	0x4F
47	0	1	0	1	0	1	1	1	0x57
48	1	0	0	0	1	1	0	0	0x8C
49	1	0	0	1	0	0	0	1	0x91
50	1	0	0	1	0	0	1	0	0x92
51	1	0	0	1	0	1	0	0	0x94
52	1	0	0	1	1	0	0	0	0x98
53	1	0	1	0	0	0	0	1	0xA1
54	1	0	1	0	0	0	1	0	0xA2
55	1	0	1	0	0	1	0	0	0xA4
56	1	0	1	0	1	0	0	0	8Ax0
57	1	0	1	1	0	0	0	0	0xB0
58	1	1	0	0	0	0	0	1	0xC1
59	1	1	0	0	0	0	1	0	0xC2
60	1	1	0	0	0	1	0	0	0xC4
61	1	1	0	0	1	0	0	0	0xC8
62	1	1	0	1	0	0	0	0	0xD0
63	1	1	1	0	0	0	0	0	0xE0

To derive parity bit P3, the "ones" in the P3 column define if the corresponding bit position Di (as noted in the green column) is used in calculation of P3 parity bit or not. For example,

P3 = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23

23362337

2334

Specification for DSI-2 Version 1.1

16-Dec-2017

2338	The first twenty-four data bits, D0 to D23, in Table 32 contain the complete DSI Packet Header. The
2339	remaining bits, D24 to D63, are informative (shown in yellow in the table) and not relevant to DSI. Therefore,
2340	the parity bit calculation can be optimized to:
2341	P7 = 0
2342	P6 = 0
2343	P5 = D10^D11^D12^D13^D14^D15^D16^D17^D18^D19^D21^D22^D23
2344	P4 = D4^D5^D6^D7^D8^D9^D16^D17^D18^D19^D20^D22^D23
2345	P3 = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23
2346	P2 = D0^D2^D3^D5^D6^D9^D11^D12^D15^D18^D20^D21^D22
2347	P1 = D0^D1^D3^D4^D6^D8^D10^D12^D14^D17^D20^D21^D22^D23
2348	P0 = D0^D1^D2^D4^D5^D7^D10^D11^D13^D16^D20^D21^D22^D23
2349	Note, the parity bits relevant to the ECC calculation (P0 through P5) in the table are shown in red, and the
2350	unused bits (P6 and P7) are shown in blue.

9.4 ECC Generation on the Transmitter

ECC is generated from the twenty-four data bits within the Packet Header as illustrated in *Figure 73*, which also serves as an ECC calculation example. Note that the DSI protocol uses a four byte Packet Header. See *Section 8.4.1.1* and *Section 8.4.1.2* for Packet Header descriptions for Long and Short packets, respectively.




Figure 73 24-bit ECC Generation on TX side

2351

2352

Specification for DSI-2

Version 1.1 16-Dec-2017

9.5 Applying ECC on the Receiver

2356 2357

2358

2359

2360

2361

2362

2363

2364

2365

2366

2367

2368

2369

2370

2371

2372

Applying ECC on the receiver involves generating a new ECC for the received packet, computing the syndrome using the new ECC and the received ECC, decoding the syndrome to find if a single-error has occurred, and if so, correcting the error. If a multiple-bit error is identified, it is flagged and reported to the transmitter. Note, error reporting is only applicable to bidirectional DSI implementations.

ECC generation on the receiver side shall apply the same padding rules as ECC generation for Transmission.




Figure 74 24-bit ECC on RX Side Including Error Correction

Decoding the syndrome has three aspects:

- Testing for errors in the Packet Header. If syndrome = 0, no errors are present.
- Test for a single-bit error in the Packet Header by comparing the generated syndrome with the matrix in *Table 31*. If the syndrome matches one of the entries in the table, then a single-bit error has occurred and the corresponding bit is in error. This position in the Packet Header shall be complemented to correct the error. Also, if the syndrome is one of the rows of the identity matrix I, then a parity bit is in error. If the syndrome cannot be identified then a multi-bit error has occurred. In this case the Packet Header is corrupted and cannot be restored. Therefore, the Multi-bit Error Flag shall be set.
- Correcting the single-bit error if detected, as indicated above.

9.6 Payload Checksum Generation for Long Packet Payloads

Long Packets are comprised of a Packet Header, protected by an ECC byte as specified in *Section 9.3* through *Section 9.5* or by the Packet Header Checksum and SSDC as specified in *Section 9.1.3*, and a Payload of 0 to 2¹⁶ - 1 bytes. To detect errors in the Transmission of Long Packets, a checksum is calculated over the Payload portion of the data packet. Note that, for the special case of a zero-length Payload, the 2-byte checksum is set to the value 0xFFFF.

The Payload checksum can only indicate the presence of one or more errors in the Payload. Unlike ECC, the checksum does not enable error correction. For this reason, Payload checksum calculation is not useful for unidirectional DSI implementations since the peripheral has no means of reporting errors to the Host Processor.

Payload checksum generation and Transmission is mandatory for Host Processors sending Long Packets to peripherals. It is optional for peripherals transmitting Long Packets to the Host Processor. However, the format of Long Packets is fixed; peripherals that do not support Payload checksum generation shall transmit two bytes having the value 0x0000 in place of the checksum bytes when sending Long Packets to the Host Processor.

The Host Processor shall disable Payload checksum checking for received Long Packets from peripherals that do not support Payload checksum generation.

The checksum shall be realized as a 16-bit CRC (also referred to as CRC-16) with a generator polynomial of $x^{16} + x^{12} + x^{5} + x^{0}$.

The Transmission of the Payload checksum is illustrated in *Figure 75*. The LS byte is sent first, followed by the MS byte. Note that within each byte, the LS bit is sent first.




Figure 75 Payload Checksum Transmission

The CRC implementation is presented in *Figure 76*. The CRC shift register shall be initialized to the value 0xFFFF before packet data enters. Packet data (not including the Packet Header) then enters as a bitwise data stream from the left, with LS bit first. Each bit is fed through the CRC shift register before it is passed to the output for Transmission to the peripheral. After all bytes in the packet Payload have passed through the CRC shift register, the shift register contains the Payload checksum. C15 contains the Payload checksum's MSB and C0 the LSB of the 16-bit Payload checksum. The Payload checksum is then appended to the data stream and sent to the receiver. The receiver uses its own generated CRC to verify that no errors have occurred in Transmission. See *Annex B* for an example of Payload checksum generation.




Figure 76 16-bit CRC Generation Using a Shift Register

Section 8.10.1 documents the peripheral response to detection of an error in a Long Packet Payload.

9.7 Checksum Generation for Reconstructed Image Test Mode

A checksum can be calculated over a complete frame or image of pixels reconstructed from a Bitstream. This checksum is accessible through the DCS command **get_image_checksum_ct** or **get_image_checksum_rgb**, described in [MIP101]. The pixel values of a reconstructed image can be predicted, therefore this Section describes requirements to create a checksum and verify the compliant operation of a decoder or decoders in a display module.

A display driver or display module shall contain the described checksum when using a decoder compliant with this specification and the DSI receiver supports bus-turn-around features for reading a DCS register (see [MIP101]).

The checksum shall be calculated as a 16-bit CRC with the same generator polynomial as used for a Long Packet Footer as described in *Section 9.6*, and the checksum byte order in the checksum register is the same order as in *Section 9.6*. The CRC implementation is presented in *Figure 77*. The CRC shift register shall be initialized to the value 0xFFFF.

This checksum is available as a test mode function, therefore two options are allowed for a DSI receiver implementation to report a checksum value shown in *Figure 77*. For example, the DSC coding system supported by this Specification, *[VESA01]*, uses a color transform in the coding process. The DSI receiver shall contain a checksum that calculates based on:

- A. Color transformed space, if available from the decoder (most significant 8 bits in each component) and accessed by **get_image_checksum_ct()**, or
- B. The pixel space used by the display, usually three component red-green-blue, which is a second checksum, get_image_checksum_rgb(), that is optional and only present if an inverse color transform is present in a decoder.




Figure 77 CRC-16 Calculates Image-Based Checksum Options (A: Inverse Color Transformed Space, B: In Panel Pixels)

The DSI receiver manufacturer's data sheet shall report the color space and transformed component type (A) or pixel components (B) used for a CRC-16 input. In all cases, the checksum shall use the CRC-16 algorithm compliant with this specification (*Section 9.6*) and reported in the DSC command compliant to [MIPI01].

10 Compliance, Interoperability, and Optional Capabilities

- This Section documents requirements and classifications for MIPI-compliant Host Processors and 2433 peripherals. There are a number of categories of potential differences or attributes that shall be considered to 2434
- 2435 ensure interoperability between a Host Processor and a peripheral, such as a display module:
- Manufacturers shall document a DSI device's capabilities and specifications for the parameters listed in this 2436 2437 Section.
- Display Resolutions 2438
- 2439 Pixel Formats
- Number of Lanes 2440
- 2441 Maximum Lane Frequency
- Bidirectional Communication and Escape Mode Support 2442
- ECC and Checksum capabilities 2443
- Display Architecture 2444
- Multiple Peripheral Support 2445
- EoTp support and interoperability between DSI v1.01-compliant and earlier revision devices are discussed 2446 in Section 10.9. 2447
- In general, the peripheral chooses one option from each category in the list above. For example, a display 2448 module may implement a resolution of 320x240 (QVGA), a pixel format of 16-bpp and use two Lanes to 2449 achieve its required bandwidth. Its data path has bidirectional capability, it does not implement 2450 2451 checksum-testing capability, and it operates in Video Mode only.

10.1 Display Resolutions

Host Processors shall implement one or more of the display resolutions in *Table 33*.

Table 33 Display Resolutions

Resolution	Horizontal Extent	Vertical Extent
QQVGA	160	120
QCIF	176	144
QCIF+	176	208
QCIF+	176	220
QVGA	320	240
CIF	352	288
CIF+	352	416
CIF+	352	440
(1/2)VGA	320	480
(2/3)VGA	640	320
VGA	640	480
WVGA	800	480
SVGA	800	600
XVGA	1024	768

2452

Version 1.1 Specification for DSI-2

16-Dec-2017

10.2 Pixel Formats

Pixel formats for Video Mode and Command Mode are defined in the following Sections.

10.2.1 Video Mode

- Peripherals shall implement at least one of the following pixel formats. Host Processors shall implement all of the following uncompressed pixel formats, or the compressed data format; all other Video Mode formats in *Section 8.7.2* are optional:
 - 1. 16 bpp (5, 6, 5 RGB), each pixel using two bytes; see Section 8.8.20
- 2. 18 bpp (6, 6, 6 RGB) packed; see *Section 8.8.21*
 - 3. 18 bpp (6, 6, 6 RGB) loosely packed into three bytes; see Section 8.8.22
- 4. 24 bpp (8, 8, 8 RGB), each pixel using three bytes; see *Section 8.8.23*
- 5. Compressed data (optional for host)

10.2.2 Command Mode

Peripherals shall implement at least one of the pixel formats, and Host Processors should implement all of the pixel formats, defined in [MIPI01].

10.3 Number of Lanes

- In normal operation a peripheral uses the number of Lanes required for its bandwidth needs.
- The Host Processor shall implement a minimum of one Data Lane; additional Lane capability is optional. A
- Host Processor with multi-Lane capability (N Lanes) shall be able to operate with any number of Lanes from
- one to N, to match the fixed number of Lanes in peripherals using one to N Lanes. See Section 6.1.1.1 for
- 2470 more details.

2459

2461

10.4 Maximum Lane Frequency

The maximum Lane frequency shall be documented by the DSI device manufacturer. The Lane frequency shall adhere to the specifications in *[MIPI04]* and *[MIPI08]* for D Option and in *[MIPI07]* for C Option.

10.5 Bidirectional Communication

- Because Command Mode depends on the use of the READ command, a Command Mode display module
- shall implement bidirectional communications. For display modules without on-panel buffers that work only
- in Video Mode, bidirectional operation on DSI is optional. Since a Host Processor may implement both
- 2476 Command Mode and Video Mode, it should support bidirectional operation and Escape Mode Transmission
- and reception.

10.6 ECC and Checksum Capabilities

2478

2479

2480

2481

2482

2483

2484

2485

2486

2487

2489

2490

2491

2492

2493 2494

2495

2496

2497

2498 2499

2500

2501

10.6.1 D Option: ECC and Checksum Capabilities

A DSI Host Processor shall calculate and transmit an ECC byte for both Long and Short packets. The Host Processor shall also calculate and transmit a two-byte Payload Checksum for Long Packets. A DSI peripheral shall support ECC, but may support Payload Checksum. If a peripheral does not calculate Payload Checksum it shall still be capable of receiving Payload Checksum bytes from the Host Processor. If a peripheral supports bidirectional communications and does not support Payload Checksum it shall send bytes of all zeros in the appropriate fields. For interoperability with earlier revision of DSI peripherals where ECC was considered an optional feature, host shall be able to enable/disable ECC capability based on the particular peripheral ECC support capability. The enabling/disabling mechanism is out of scope of DSI. In effect, if an earlier revision peripheral was not supporting ECC, it shall still be capable of receiving ECC byte from the host and sending an all zero ECC byte back to the host for responses over a bidirectional Link. See Section 9 for more details on ECC and Payload Checksum.

10.6.2 C Option: SSDC, ECC, and Checksum Capabilities

A DSI Host Processor shall calculate and transmit an ECC byte for both Long and Short packets in Escape Mode. A DSI Host Processor shall also calculate and transmit the Packet Header checksum and SSDC for both Long and Short packets in High Speed Mode. The Host Processor shall also calculate and transmit a two-byte Payload Checksum for Long Packets. A DSI peripheral shall support ECC, Packet Header checksum and SSDC, but may support Payload Checksum. If a peripheral does not calculate Payload Checksum it shall still be capable of receiving Payload Checksum bytes from the Host Processor. If a peripheral supports bidirectional communications and does not support Payload Checksum, it shall send bytes of all zeros in the appropriate fields. For interoperability with earlier revision of DSI peripherals where ECC was considered an optional feature, host shall be able to enable/disable ECC capability based on the particular peripheral ECC support capability. The enabling/disabling mechanism is out of scope of DSI. In effect, if an earlier revision peripheral was not supporting ECC, it shall still be capable of receiving the ECC byte from the host and sending an all-zero ECC byte back to the host for responses over a bidirectional Link. See Section 9 for more details on ECC, Payload Checksum, and Packet Header Checksum.

10.7 Display Architecture

- A display module may implement Type 1, Type 2, Type 3, or Type 4 display architecture as described in [MIP102] and [MIP103]. Type 1 architecture works in Command Mode only. Type 2 and Type 3 architectures use the DSI interface for both Command Mode and Video Mode. Type 4 architectures operate in Video Mode only, although there may be additional control signals. Therefore, a peripheral may use Command Mode only, Video Mode only, or both Command Mode and Video Mode.
- The Host Processor may support either or both Command Mode and Video Mode. If the Host Processor supports Command Mode, it shall also support the mandatory command set specified in [MIPI01].

10.8 Multiple Peripheral Support

- DSI supports multiple peripherals per DSI Link, using the Virtual Channel field of the Data Identifier byte. See *Section 4.2.3* and *Section 8.5.1* for more details.
- A Host Processor should support a minimum of two peripherals.

Version 1.1 Specification for DSI-2

16-Dec-2017

2513

2514

2515

2516

2517

10.9 EoTp Support and Interoperability

EoTp generation or detection is not required for C Option Devices.

EoTp generation or detection is mandatory for D Option Devices compliant with this version of the DSI specification. Devices compliant to DSI specification v1.0 and earlier do not support EoTp. In order to ensure interoperability with earlier devices, current devices shall provide a means to enable or disable EoTp generation or detection. In effect, this capability can be disabled by the system designer whenever a device

Specification for DSI-2 Version 1.1

16-Dec-2017

Annex A Contention Detection and Recovery Mechanisms (Informative)

- This Annex describes optional capabilities at the PHY and Protocol layers that provide additional robustness for a DSI Link against possible data-signal contention as a consequence of transient errors in the system.

 These capabilities capabilities capabilities capabilities are the L/O call to directly detect contention, with logic and times in the
- These capabilities combine circuitry in the I/O cell, to directly detect contention, with logic and timers in the protocol to avert and recover from other forms of contention.

PHY Detected Contention

- The PHY can detect two types of contention faults: LP High Fault and LP Low Fault.
- The LP High Fault and LP Low Fault are caused by both sides of the Link transmitting simultaneously. Note, the LP High Fault and LP Low Fault are only applicable for bidirectional Data Lanes. Refer to [MIPI04] for definition of LP High and LP Low faults.

Protocol Response to PHY Detected Faults

- The Protocol shall specify how both ends of the Link respond when contention is flagged. It shall ensure that both devices return to *Stop* state (LP-111), with one side going to *Stop TX* and the other to *Stop RX*.
- When both PHYs are in LP mode, one or both PHYs will detect contention between LP-0 and LP-1.
- The following tables describe the resolution sequences for different types of contention and detection.
- 2532 Table sequences:

2528

2529

2530

2531

2533

2534

2535

2536

2537

2538

2539

2540

- Sequence of events to resolve LP High ← → LP Low Contention
 - Case 1: Both sides initially detect the contention
 - Case 2: Only the Host Processor initially detects contention
 - Case 3: Only the Peripheral initially detects contention

Table 34 LP High ←→ LP Low Contention Case 1

Host Proc	essor Side	Peripheral Side	
Protocol	PHY	PHY	Protocol
-	Detect LP High Fault or LP Low Fault	Detect LP High Fault or LP Low Fault	_
_	Transition to <i>Stop</i> State (LP-111)	Transition to LP-RX	Set Contention Detected in Error Report (see Table 22)
Host Processor Wait Timeout	_	Peripheral waits until it observes <i>Stop</i> state before responding	_
_	_	Observe Stop state	_
Request Reset Entry Command to PHY (optional)	Send Reset Entry Command	Observe Reset Entry Command	_
_	-	Flag Protocol about Reset Command	Observe Reset Entry Command
-	_	_	Reset Peripheral
_	Return to Stop State (LP-111)	Remain in LP-RX	(reset may continue)
Peripheral Reset Timeout: Wait until Peripheral completes Reset before resuming normal operation	Continue normal operation	_	Reset completes

Note: The protocol may want to request a Reset after contention is flagged a single time. Alternately, the protocol may choose not to Reset, but instead continue normal operation after detecting a single contention. It could then initiate a Reset after multiple contentions are flagged, or never initiate a Reset.




Figure 78 LP High ←→ LP Low Contention Case 1

Table 35 LP High ←→ LP Low Contention Case 2

Host Processor Side		Peripheral Side	
Protocol	PHY	PHY	Protocol
-	Detect <i>LP High Fault</i> or <i>LP Low Fault</i>	No EL contention detected	-
_	Transition to <i>Stop</i> State (LP-111)	No EL contention detected	-
Host Processor Wait Timeout	_	-	Peripheral Bus Possession Timeout
	_	Transition to LP-RX	_
	_	Observe Stop state	_
Request Reset Entry command to PHY	Send Reset Entry command	Observe Reset Entry command	-
_	_	Flag Protocol: Reset command received	Observe Reset Command
_	_	-	Reset Peripheral
-	Return to <i>Stop</i> state (LP-111)	Remain in LP-RX	(reset continues)
Peripheral Reset Timeout: Wait until peripheral completes Reset before resuming normal operation	Continue normal operation.	_	Reset completes




Figure 79 LP High ←→ LP Low Contention Case 2

Peripheral Reset Timeout

Table 36 LP High ←→ LP Low Contention Case 3

Host Processor Side		Peripheral Side		
Protocol	PHY	PHY	Protocol	
-	No detection of EL contention	Detect LP High Fault or LP Low Fault	_	
-	_	Transition to LP-RX	Set Contention Detected in Error Report (see Table 22)	
-	-	Peripheral waits until it observes Stop state before responding to bus activity.	-	
-	Normal transition to Stop State (LP-111)	Observe Stop State	_	




Figure 80 LP High ←→ LP Low Contention Case 3

Specification for DSI-2 Version 1.1
16-Dec-2017

Annex B Checksum Generation Examples (Informative)

B.1 Payload Checksum Generation Example

The following C/C++ program provides a simple software routine to calculate the CRC of a packet of variable length. The main routine calls subroutine CalculateCRC16 to calculate the CRC based on the data in one of the gpcTestData[] arrays, and prints the CRC results.

Version 1.1 Specification for DSI-2

16-Dec-2017

```
2552
       /* ****************** DECLARATIONS ***************** */
2553
       #include <stdio.h>
2554
2555
       /* Start of Test Data */
2556
       static unsigned char gpcTestData0[] = {
                                                0x00  };
2557
       static unsigned char gpcTestData1[] = {
                                                0x01 };
2558
       static unsigned char gpcTestData2[] = {
                                                0xFF, 0x00, 0x00, 0x00, 0x1E, 0xF0, 0x1E, 0xC7,
2559
                                                0x4F, 0x82, 0x78, 0xC5, 0x82, 0xE0, 0x8C, 0x70,
2560
                                                0xD2, 0x3C, 0x78, 0xE9, 0xFF, 0x00, 0x00, 0x01 };
2561
       static unsigned char gpcTestData3[] = \{0xFF, 0x00, 0x00, 0x02, 0xB9, 0xDC, 0xF3, 0x72,
2562
                                                0xBB, 0xD4, 0xB8, 0x5A, 0xC8, 0x75, 0xC2, 0x7C,
2563
                                                0x81, 0xF8, 0x05, 0xDF, 0xFF, 0x00, 0x00, 0x01 };
2564
       #define NUMBER_OF_TEST_DATA0_BYTES 1
2565
       #define NUMBER OF TEST DATA1 BYTES 1
2566
       #define NUMBER_OF_TEST_DATA2_BYTES 24
2567
       #define NUMBER_OF_TEST_DATA3_BYTES 24
2568
       /* End of Test Data */
2569
2570
       unsigned short CalculateCRC16( unsigned char *pcDataStream, unsigned short sNumberOfDataBytes );
2571
       /* ****************** MAIN ROUTINE ***************** */
2572
2573
       void main( void )
2574
2575
           unsigned short sCRC16Result;
2576
           sCRC16Result = CalculateCRC16( gpcTestData2, NUMBER_OF_TEST_DATA2_BYTES );
2577
           printf( "Checksum CS[15:0] = 0x%04X\n", sCRC16Result );
2578
       /* ****** END OF MAIN ***** */
2579
2580
2581
       (Listing continues)
```

```
2582
       /* ****** START OF CRC CALCULATION ******* */
2583
2584
2585
       /* CRC16 Polynomial, logically inverted 0x1021 for x^16 + x^15 + x^5 + x^0 */
2586
       static unsigned short gsCRC16GenerationCode = 0x8408;
2587
2588
       unsigned short CalculateCRC16( unsigned char *pcDataStream, unsigned
2589
                           short sNumberOfDataBytes )
2590
           /*
2591
2592
           sCRC16Result: the return of this function,
2593
           sByteCounter: address pointer to count the number of the calculated data bytes
2594
           cBitCounter: counter for bit shift (0 to 7)
2595
           cCurrentData: byte size buffer to duplicate the calculated data byte for a bit shift operation
2596
2597
           unsigned short sByteCounter;
2598
           unsigned char cBitCounter;
2599
           unsigned char cCurrentData;
2600
           unsigned short sCRC16Result = 0xFFFF;
2601
           if ( sNumberOfDataBytes > 0 )
2602
2603
               for ( sByteCounter = 0; sByteCounter < sNumberOfDataBytes;</pre>
2604
                   sByteCounter++ )
2605
2606
                   cCurrentData = *( pcDataStream + sByteCounter );
2607
                   for ( cBitCounter = 0; cBitCounter < 8; cBitCounter++ )</pre>
2608
2609
                       if ( ( sCRC16Result & 0x0001 ) ^ ( ( 0x0001 * cCurrentData) & 0x0001 ) ) > 0 )
2610
                          sCRC16Result = ( ( sCRC16Result >> 1 ) & 0x7FFF ) ^ qsCRC16GenerationCode;
2611
2612
                          sCRC16Result = ( sCRC16Result >> 1 ) & 0x7FFF;
2613
                       cCurrentData = (cCurrentData >> 1 ) & 0x7F;
2614
2615
2616
2617
           return sCRC16Result;
2618
       /* ********** END OF SUBROUTINE TO CALCULATE CRC ********* */
2619
```

Version 1.1 Specification for DSI-2

16-Dec-2017

Outputs from the various input streams are as follows:

2621	Data (gpcTestData0): 00
2622	Checksum CS[15:0] = 0x0F87
2623	Data (gpcTestData1): 01
2624	Checksum CS[15:0] = 0x1E0E
2625	Data (gpcTestData2): FF 00 00 00 1E F0 1E C7 4F 82 78 C5 82 E0 8C 70 D2 3C 78 E9 FF 00 00 01
2626	Checksum CS[15:0] = 0xE569
2627	Data (gpcTestData3): FF 00 00 02 B9 DC F3 72 BB D4 B8 5A C8 75 C2 7C 81 F8 05 DF FF 00 00 01
2628	Checksum CS[15:0] = 0x00F0

B.2 C-PHY Packet Header Checksum Example

2629 2630

2631

The following C/C++ program provides a simple software routine to calculate the checksum of a packet header with SSDC. The main routine calls subroutine CalculateCRC12 to calculate the CRC based on the data in the gpcTestData4[] array and prints the CRC results.

```
2632
2633
      #include <stdio.h>
2634
2635
      /* Start of Test Data */
      static unsigned char gpcTestData4[] = { 0x29, 0x81, 0x00, 0x80, 0x8 };
2636
2637
2638
      /* End of Test Data */
2639
2640
      unsigned short CalculateCRC12( unsigned char *pcDataStream );
2641
      2642
2643
      int main( void )
2644
2645
         unsigned short sCRC12Result;
2646
         sCRC12Result = CalculateCRC12( gpcTestData4 );
2647
         printf( "Checksum CS[11:0] = 0x*03X\n", sCRC12Result );
2648
2649
         return 0;
2650
      /* ******* END OF MAIN ***** */
2651
2652
      (Listing continues)
2653
```

Version 1.1

16-Dec-2017

```
/* ****** START OF CRC CALCULATION ******* */
2654
2655
2656
       /* CRC12 Polynomial, logically inverted 0x1F1 for
2657
           x^12 + x^8 + x^7 + x^6 + x^5 + x^4 + x^0
2658
2659
2660
       static unsigned short gsCRC12GenerationCode = 0x8F8;
2661
2662
       unsigned short CalculateCRC12( unsigned char *pcDataStream )
2663
2664
           sCRC12Result: the return of this function,
2665
2666
           sByteCounter: address pointer to count the number of the calculated data bytes
           cBitCounter: counter for bit shift per data byte (0 to 7)
2667
2668
           cCurrentData: byte size buffer to duplicate the calculated data byte for a bit shift operation
2669
           cTotalBitCounter: counter for total bit shift (0 to 35)
2670
           * /
2671
           unsigned short sByteCounter;
2672
           unsigned char cBitCounter;
2673
           unsigned char cTotalBitCounter = 0;
2674
           unsigned char cCurrentData;
2675
           unsigned short sCRC12Result = 0xFFF;
2676
2677
           for ( sByteCounter = 0; sByteCounter < 5; sByteCounter++ )</pre>
2678
               cCurrentData = *( pcDataStream + sByteCounter);
2679
2680
               for ( cBitCounter = 0; cBitCounter < 8; cBitCounter++ )</pre>
2681
2682
                   if ( ( ( SCRC12Result & 0x0001 ) ^ ( ( 0x0001 * CCurrentData) & 0x0001 ) ) > 0 )
2683
                      sCRC12Result = ( ( sCRC12Result >> 1 ) & 0x7FF ) ^ qsCRC12GenerationCode;
2684
                   else
2685
                      sCRC12Result = ( sCRC12Result >> 1 ) & 0x7FF;
2686
                   cCurrentData = ( cCurrentData >> 1 ) & 0x7F;
2687
                   cTotalBitCounter++;
2688
                   if (cTotalBitCounter == 36) break;
2689
2690
           }
2691
           return sCRC12Result;
2692
        /* ********* END OF SUBROUTINE TO CALCULATE CRC ********* */
2693
2694
       Output from the input stream is as follows:
2695
```


2696 Checksum CS[11:0] = 0xC6A

16-Dec-2017


Annex C Interlaced Video Transmission Sourcing

In this Annex, the diagrams are normative only in the sense that they are defining a method of transporting interlaced video with this specification. The use of interlaced video and its support by host, display module or other peripheral is optional.

An example of the video mode interface timing for non-burst Transmission with Sync Start and End sourcing interlaced video is shown in *Figure 81*. Note that in the first field, no timing differs from *Figure 66*. In the second field, note HSS is not implied at the V Sync Start and V Sync End timing pulses.



Interlaced First Field (first virtual channel assignment)



Interlaced Second Field (second virtual channel assignment)

Figure 81 Video Mode Interface Timing: Non-Burst Transmission with Sync Start and End (Interlaced Video)

2705 2706

2703

2704

2697

2698 2699

2700

2701

2707 2708 2709

2710

2711

2712

An example of the video mode interface timing for non-burst Transmission with Sync Events sourcing interlaced video is shown in *Figure 82*. Note that in the first field, no timing differs from the previous example. In the second field, note HSS is not implied at the V Sync Start timing event.




Figure 82 Video Mode Interface Timing: Non-Burst Transmission with Sync Events (Interlaced Video)

Specification for DSI-2 Version 1.1

Annex D Profile for DSI Transport for VESA Display Stream

16-Dec-2017

2713 (This Annex is normative when using DSC from reference [VESA01])

D.1 Profile Normative Requirements

Compression

D.1.1 Encoder Instantiations

The DSC-compliant encoder shall be associated only with a DSI transmitter processor, and shall be used to encode a CBR Bitstream.

D.1.2 Decoder Instantiations

The DSC-compliant decoder shall be associated only with a DSI receiver peripheral, and shall be used to decode a CBR Bitstream.

D.1.3 Horizontal Slice Size

- One peripheral (DSI Link) shall support no more than four horizontal Slices. The DSI peripheral specifies the number of supported horizontal Slices, e.g., 1, 2, 3, or 4. Also, see *Table 37* for additional restrictions of
- the slice width value.
- For clarity, the coding system [VESA01] requires one only Slice dimension for a picture.

D.1.4 Vertical Slice Size

The vertical frame dimension shall be evenly divisible by the number of lines per Slice, as the DSC encoder always transmits data in complete Slices (see *Table 37*).

D.1.5 DSC Parameter Minimum Requirements

The following parameters represent a minimum required set of behaviors when implementing VESA DSC [VESA01] in a DSI Link.

- Profile 8 refers to a DSC parameter table with 8 bpp and 8 bpc.
- Profile 12 refers to a DSC parameter table with 12 bpp and 8 bpc.
- Generic profile has no specific VESA DSC reference table, but uses the VESA DSC Annex D and VESA DSC Annex E equations to build a DSI profile.

Table 37 DSC Required Parameters

Name	Profile 8	Profile 12	Generic Profile
Bits_per_pixel	= 8	= 12	≥6
dsc_version_major	= 1	= 1	= 1
dsc_version_minor	= 1	= 1	= 1
pps_identifier	Allowed	Allowed	Allowed
bits_per_component	= 8	= 8	= 8 or 10
linebuf_depth	= bpc + 1	= bpc + 1	= bpc + 1
block_pred_enable	= 0 or 1	= 0 or 1	= 0 or 1
convert_rgb	= 1	= 1	= 1
enable_422	= 0	= 0	= 0
vbr_enable	= 0	= 0	= 0
pic_height	Height of entire picture	Height of entire picture	Height of entire picture
pic_width	Width of entire picture	Width of entire picture	Width of entire picture
slice_height	≥8 and (pic_height) modulo (slice_height) = 0.	≥8 and (pic_height) modulo (slice_height) = 0.	≥4 and (pic_height) modulo (slice_height) = 0.
slice_width	(pic_width modulo slice_width) = 0	(pic_width modulo slice_width) = 0	(pic_width modulo slice_width) = 0
Number of pixels / Slice	≥ 15,000	≥ 15,000	≥ 15,000
chunk_size (formula is informative)	chunk_size = ceil(bits_per_pixel * slice_width / 8)	chunk_size = ceil(bits_per_pixel * slice_width / 8)	chunk_size = ceil(bits_per_pixel * slice_width / 8)
initial_xmit_delay	Fixed (Refer to DSC Annex E [VESA01])	Fixed (Refer to DSC Annex E [VESA01])	Unrestricted
initial_dec_delay	Fixed (Refer to DSC Annex E [VESA01])	Fixed (Refer to DSC Annex E [VESA01])	Unrestricted
initial_scale_value (formula is informative)	Fixed (Refer to DSC Annex E [VESA01]) rc_model_size / (rc_model_size - initial_offset)	Fixed (Refer to DSC Annex E [VESA01]) rc_model_size / (rc_model_size - initial_offset)	Fixed (Refer to DSC Annex E [VESA01]) rc_model_size / (rc_model_size - initial_offset)

2726 2727

2724

2725

Name	Profile 8	Profile 12	Generic Profile
scale_increment_interval	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]
scale_decrement_interval	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]
first_line_bpg_offset	Fixed (Refer to DSC Annex E [VESA01])	Fixed (Refer to DSC Annex E [VESA01])	Unrestricted
nfl_bpg_offset	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]
slice_bpg_offset	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]
initial_offset	Fixed (Refer to DSC Annex E [VESA01])	Fixed (Refer to DSC Annex E [VESA01])	Unrestricted
final_offset	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]
flatness_min_qp	Fixed (Refer to DSC Annex E [VESA01])	Fixed (Refer to DSC Annex E [VESA01])	Unrestricted
flatness_max_qp	Fixed (Refer to DSC Annex E [VESA01])	Fixed (Refer to DSC Annex E [VESA01])	Unrestricted
rc_parameter_set	Fixed (Refer to DSC Annex E [VESA01])	Fixed (Refer to DSC Annex E [VESA01])	Unrestricted

2731

2732

2733

2734

2735

2736

2737

2738

2739

2740

2741

D.1.6 PPS Requirements

A Picture Parameter Set (PPS) is said to be transmitted in one of the following ways in byte-aligned data fields:

- 1. Using one PPS transaction (Section 8.8.26) where the PPS is defined by the DSC Standard [VESA01].
- 2. Implicitly when the DSI peripheral is reset, a PPS preset in the peripheral takes effect immediately.
- 3. If the DSI peripheral contains one or more PPS tables, the Compression Mode Short Packet (*Section 8.8.25*) may signal a PPS data change by identifying a unique, stored PPS. A stored PPS may be pre-programmed or updated and stored by a previous PPS transaction.

A PPS change takes effect in a video mode peripheral that is processing a data stream after the next vertical sync, not within the same frame, as shown in *Figure 83*. The PPS change takes effect in a command mode peripheral after the next signaled tearing effect, that is, either after a TE signal pulse or a TE Trigger Message.




Figure 83 PPS Update by Setting the Compression Mode Short Packet

Specification for DSI-2 Version 1.1
16-Dec-2017

D.2 Implementation Guidelines (Informative)

D.2.1 Vertical Slice Size

The vertical frame dimension should be evenly divisible by the number of lines per Slice, as the DSC encoder always transmits data in complete Slices.

D.2.2 DSC Guidelines

Implementers should refer to guidelines in the VESA DSC Standard Annexes D and E *[VESA01]* to optimize quality performance.

Annex E Differences Between DSI-2 Devices Supporting D-PHY and C-PHY (Informative)

Table 38 Summary of Differences in DSI-2 Support with D-PHY and C-PHY

	D-PHY	C-PHY
Packet Structures	Same packet structure for High Speed mode and Escape Mode operations	Different packet structure for High Speed mode and Escape Mode operations
Distribution or Merging	By bytes	By 16-bit words
Serialization in High Speed Mode	Serialization with a forward clock	3-phase encoding and serialization
Clock in High Speed Mode	Send or receive clock from the Clock Lane	Embed or recover clock from the Data Lane(s). A Clock Lane mode is also described in Annex F.
Continuous Clock Behavior	Applicable on the Clock Lane	Applicable on one of the Data Lane(s). See Annex F.
EoTp Packet	Applicable	Not applicable
Detect and Correct Errors in a Packet Header Transferred in High Speed Mode	Use ECC	Use packet header checksum, SSDC and packet header replicate
EoT Sync Error	Applicable	Not applicable
Deskew Calibration	Applicable	Not applicable
Minimum PPI Interface Width	8 bits	16 bits

16-Dec-2017

Annex F Continuous Clock Mode Support With C-PHY

Implementation of continuous clock behavior is optional. If continuous clock behavior support is implemented, it shall follow the description in this Annex.

For C-PHY, the clock is embedded in each of the Data Lanes. To support continuous clock behavior, the transmitter can keep one of the Data Lanes in HS mode by continuously sending SSS when there is no data to transfer.

For a C-PHY system which consists of one Data Lane, the system shall support continuous clock behavior by continuously sending SSS over Data Lane 0. Continuous clock behavior cannot be supported if Data Lane 0 is operating in Escape Mode.



Figure 84 Example of Continuous Clock Behavior in 1-Lane Configuration

For a C-PHY system which consists of more than one Data Lane, continuous clock behavior and any Escape mode operation can be supported concurrently. For Command mode (*Section 5.2.3*) and Video Mode interfaces (*Section 5.2.4*), LPDT and all Trigger messages shall be supported on Data Lane 0. Continuous clock behavior shall be supported on Data Lane 1.




Figure 85 Example of Continuous Clock Behavior in 3-Lane Configuration

2749 2750

2751 2752

2753

2754

2755

2756

2757

2758

2759

2760

2761

2762

2763

Version 1.1 Specification for DSI-2

16-Dec-2017

Annex G VESA VDC-M Codec Transport

G.1 Transport Method

- 2765 The transport of compressed data compatible with any video mode requires correct horizontal synchronization and transport data from two lines at a time. In this case, the system designer ensures video 2766 timing is preserved and fits chunks of data into compressed pixel stream long packets (Section 8.8.24) or
- uses command mode without line-by-line video timing but uses memory writes to a compressed frame buffer. 2768
- The VDC-M is a block-based codec using 8 x 2 blocks. There are two lines in each blockline, therefore, data 2769 reconstruction is not exactly aligned to vertical line syncs. The decoder circuit fills block-to-raster line buffers 2770 in pairs of lines at a time at a constant bit rate. The output pixel rate of the decoder matches the input pixel 2771
- rate at the encoder in the DSI TX in order to maintain a steady stream of pixels. Furthermore, the VDC-M 2772
- bitstream is produced at a constant bit rate. 2773
- The display driver typically waits for one line to be completed and then triggers a line write. The circuitry 2774 2775 and architecture downstream from the codec is outside the scope of this document.

G.2 Horizontal Slice Size

- One peripheral link shall support no more than four horizontal Slices within one line time. The DSI-2 2776 peripheral specifies the number of supported slices: one, two or four horizontal Slices in one line time. 2777
- See Table 39 for additional restrictions of the slice width value. 2778

Vertical Slice Size G.3

- 2779 The vertical frame dimension shall be evenly divisible by the number of lines per Slice and furthermore the vertical slice height shall be evenly divisible by the height of a blockline, which is two lines for VDC-M. 2780
- See *Table 39* for additional restrictions of the slice width value. 2781

Specification for DSI-2 Version 1.1
16-Dec-2017

G.4 Transport Order

G.4.1 Chunk Size

Coded data is sent in chunks derived from each slice. The slice width and the compressed bit rate, bpp, sets the chunk size as:

 $Chunk\ size = ceil((slice\ width)*bpp/8)$

Note:

2782

2783

2784

2785

2786

2787

2788 2789

2790

2792

2793

2794

2795

Readers should refer to the VDC-M Standard **[VESA02**] for the actual equation for setting the chunk size. The above formula is an informative reference.

The following sub-sections define the way chunks are organized to represent a picture and the order of transmission in a DSI-2 transmission.

G.4.2 Chunk Transmission Order: One Slice Horizontally

Figure 86 shows an image to be encoded, the memory map of chunks in the encoder and the decoder and the transmission order of chunks. As described in *Section 8.8.24.2*, a block-scan codec codes across multiple lines. The chunks fit into a compressed image representation that is identical in the encoder and decoder. The chunks fit into a DSI-2 video mode transmission in the order represented in the Transmission column, starting in time at the top, and in the following order:

- 1. Beginning of the frame, VSS
- 2796 2. A number of blanking lines representing the vertical back porch of the frame time
- 3. Active lines that start with an HSS short packet
- 4. Optional horizontal blanking representing the horizontal back porch (not shown)
- 5. A long packet containing a chunk
- 6. Optional horizontal blanking representing the horizontal front porch (not shown)




Figure 86 Chunk Transmission Order with One Horizontal Slice

2801

Chunk Transmission Order: Two Slices Horizontally

Figure 87 shows an image to be encoded, the memory map of chunks in the encoder and the decoder and the transmission order of chunks. As described in Section 8.8.24.2, a block-scan codec codes across multiple lines. The chunks fit into a compressed image representation that is identical in the encoder and decoder. The chunks fit into a DSI-2 video mode transmission in the order represented in the Transmission column, starting in time at the top, and in the following order:

Beginning of the frame, VSS

2803

2804 2805

2806

2807

2808

2809

2814

- A number of blanking lines representing the vertical back porch of the frame time
- 2810 Active lines that start with an HSS short packet
- Optional horizontal blanking representing the horizontal back porch (not shown) 2811
- A long packet containing one or two chunks 2812
- Optional horizontal blanking representing the horizontal front porch (not shown) 2813




Figure 87 Chunk Transmission Order with Two Horizontal Slices

2817 2818

2819

2820

2821

G.4.4 Chunk Transmission Order: Four Slices Horizontally

Figure 88 shows an image to be encoded, the memory map of chunks in the encoder and the decoder and the transmission order of chunks. As described in *Section 8.8.24.2*, a block-scan codec codes across multiple lines. The chunks fit into a compressed image representation that is identical in the encoder and decoder. The chunks fit into a DSI-2 video mode transmission in the order represented in the Transmission column, starting in time at the top, and in the following order:

- 1. Beginning of the frame, VSS
- 2822 2. A number of blanking lines representing the vertical back porch of the frame time
- 3. Active lines that start with an HSS short packet
- 4. Optional horizontal blanking representing the horizontal back porch (not shown)
- 5. A long packet containing one to four chunks
- 6. Optional horizontal blanking representing the horizontal front porch (not shown)




Figure 88 Chunk Transmission Order with Four Horizontal Slices

2827

2829

2830

2831

2832

2833

2834

2835

2836

2837

2838

2839

G.5 Picture Parameter Rules

The VESA VDC-M codec contains many options outside the immediate scope of DSI-2 usage. The profiles in *Table 39* restrict the number of options supported by a decoder in a DSI-2 peripheral to relevant usage. An encoder may support in excess of these requirements, but shall apply a PPS aligned to the agreed profile between the codec's encoder and decoder.

The compression bit rate (bpp) for VDC-M may be a fractional value resolvable to 1/16 bpp. The PPS value that carries the bpp value is bits_per_pixel and in a 10-bit fixed point value where the lower four bits, if non-zero, indicate a fractional bit rate:

PPS value: bits_per_pixel = bpp * 16

Table 39 lists the picture parameter set values for three profiles supported by this specification. Refer to the VDC-M Standard for the data types of each field and the PPS address within the bitstream or a coded file.

Table 39 Decoder Profiles - PPS Parameters

PPS Parameter	Profile 6	Profile 8	Profile Unrestricted
version_major	1	Same	Same
version_minor	1	Same	Same
version_release	0	Same	Same
pps_identifier	Refer to <i>Table 20</i> Data 0 [5:4]	Same	Same
frame_width	Width of picture	Same	Same
frame_height	Height of picture	Same	Same
slice_width	(pic_width modulo slice_width) = 0	Same	Same
slice_height	(pic_height) modulo (slice_height) = 0 & ≥ 16	Same	Same
slice_num_px	≥ 32,000	Same	Same
bits_per_pixel	96 (6.0 bpp)	128 (8.0 bpp)	See manufacturer's data sheet
bits_per_component	0x0: 8 bpc 0x1: 10 bpc 0x2: 12 bpc	Same	Same
source_csc	00	00	00: RGB 01: YCbCr

PPS Parameter	Profile 6	Profile 8	Profile Unrestricted
chroma_format	00	00	00: 4:4:4 01: 4:2:2
chunk_size	See [VESA02] 4.2	Same	Same
rc_buffer_init_size	Use recommended configuration in [VESA02]	Same	Same
rc_stuffing_bits	See [VESA02] 4.1	Same	Same
rc_init_tx_delay	Use recommended configuration in [VESA02]	Same	Same
rc_buffer_max_size	Use recommended configuration and see [VESA02], Annex C	Same	Use recommended formulae in [VESA02] 7.0
rc_target_rate_threshold	See [VESA02] 4.1	Same	Same
rc_target_rate_scale	See [VESA02] 4.1	Same	Same
rc_fullness_scale	See [VESA02] 4.1	Same	Same
rc_fullness_offset_threshold	See [VESA02] 4.1	Same	Same
rc_fullness_offset_slope	See [VESA02] 4.1	Same	Same
rc_target_rate_extra_fbls	See [VESA02] 4.1	Same	Same
flatness_qp_very_flat_fbls	See [VESA02] 4.1	Same	Same
flatness_qp_very_flat_nfbls	See [VESA02] 4.1	Same	Same
flatness_qp_somewhat_flat_fbls	See [VESA02] 4.1	Same	Same
flatness_qp_somewhat_flat_nfbls	See [VESA02] 4.1	Same	Same
flatness_qp_lut[0:7]	See [VESA02] 4.1	Same	Same
max_qp_lut[0:7]	See [VESA02] 4.1	Same	Same
target_rate_delta_lut[0:15]	See [VESA02] 4.1	Same	Same
mppf_bits_per_comp (R)	See [VESA02] 4.1	Same	Same

PPS Parameter	Profile 6	Profile 8	Profile Unrestricted
mppf_bits_per_comp (G)	See [VESA02] 4.1	Same	Same
mppf_bits_per_comp (B)	See [VESA02] 4.1	Same	Same
mppf_bits_per_comp (Y)	See [VESA02] 4.1	Same	Same
mppf_bits_per_comp (Co/Cb)	See [VESA02] 4.1	Same	Same
mppf_bits_per_comp (Cg/Cr)	See [VESA02] 4.1	Same	Same
ssm_max_se_size	See [VESA02] 4.1	Same	Same

16-Dec-2017

G.6 Picture Quality Guidelines

Implementers should refer to guidelines in the VESA VDC-M Standard [VESA02] to optimize quality performance.

G.7 Setting or Changing the Picture Parameter Set

A Picture Parameter Set (PPS) is said to be transmitted in one of the following ways in byte-aligned data fields:

1. Using one PPS transaction (Section 8.8.26).

2844

2845

2846 2847

2848

2849

2850

2851

- 2. Implicitly when the DSI peripheral is reset, a PPS preset in the peripheral takes effect immediately.
- 3. If the DSI peripheral contains one or more PPS tables, the Compression Mode Short Packet (*Section 8.8.26*) may signal a PPS data change by identifying a unique, stored PPS. A stored PPS may be known after a reset or updated and stored by a previous PPS transaction.

A PPS change takes effect in a video mode peripheral that is processing a data stream after the next vertical sync, not within the same frame, as shown in *Figure 83*. The PPS change takes effect in a command mode peripheral after the next signaled tearing effect, that is, either after a TE signal pulse or a TE Trigger Message.




Figure 89 PPS Update by Sending a Compression Mode Short Packet

2852

Participants

The list below includes those persons who participated in the Working Group that developed this Specification and who consented to appear on this list.

Amreen Charaniya, Cadence Design Systems, Inc. Kenneth Ma, HiSilicon Technologies Co. Ltd.

James Goel, Qualcomm Incorporated Pratap Neelasheety, Synopsys, Inc.

Sanghoon Ha, Samsung Electronics, Co.

Laura Nixon, MIPI Alliance
Wei Han, Lattice Semiconductor Corp.

Hugo Santos, Synopsys, Inc.

Woonyong Jo, Samsung Electronics, Co.

Yon Jun Shin, Samsung Electronics, Co.

Samson Kim, Qualcomm Incorporated

Dale Stolitzka, Samsung Electronics, Co.

Taewoo Kim, Samsung Electronics, Co. Nobu Suzuki, Intel Corporation

Hongki Kwon, Samsung Electronics, Co.

Past Contributors to v1.0 and earlier:

Josh Pan, MediaTek Inc.

Nausheen Ansari, Intel Corporation Juha Pankala, Microsoft Corporation

Quinn Carter, ARM Limited Sungjin Park, LG Electronics, Inc.

Edo Cohen, Marvell Alex Passi, Cadence Design Systems, Inc.

Stephen Creaney, Cadence Design Systems, Inc. Richard Petrie, Display Link (UK) Ltd.

Amir Dafnai, Cadence Design Systems, Inc.

Jayavarapu Rao, ARM Limited
Rob Frizzell, Atmel Corporation

James Rippie, MIPI Alliance

Karan Galhotra, Synopsys, Inc.

Hugo Santos, Synopsys, Inc.

James Goel, Qualcomm Incorporated Neeraj Sharma, Synopsys, Inc.
Wei Han, Lattice Semiconductor Corp. Jeffrey Small, Synaptics

Jim Hunkins, Advanced Micro Devices, Inc.

Dale Stolitzka, Samsung Electronics, Co.

Samson Kim, Qualcomm Incorporated Nobu Suzuki, Intel Corporation Tim SangKyu Lee, Samsung Electronics, Co. Seshi Veerapally, NVIDIA

George Letey, Microsoft Corporation Rick Wietfeldt, Qualcomm Incorporated Ryan Liu, Advanced Micro Devices, Inc. George Wiley, Qualcomm Incorporated

Thirumal Molagounder, GDA Technologies Allen Sooyoung Woo, Samsung Electronics, Co. Kit Fong Ng, Qualcomm Incorporated Larkin Zhang, Advanced Micro Devices, Inc.

Kit Fong Ng, Qualcomm Incorporated

Larkin Zhang, Advanced Micro Devices, In

Pablo Ortega, NVIDIA Jie Zhou, Advanced Micro Devices, Inc.

This page intentionally left blank.