

4T4R SoC with DFE, 400 MHz iBW RF Transceiver

FEATURES

- ▶ Four differential transmitters (Tx)
- ▶ Four differential receivers (Rx)
- ▶ Two differential observation receivers (ORx)
- ▶ Tunable range: 600 MHz to 6000 MHz
- ▶ Single-band and multiband ($N \times 2T2R/4T4R$) capability
- ▶ Four individual band profiles within tunable range (band profiles define bandwidth and aggregate sampling rate of a channel)
- ▶ ADRV9044BBPZ-WB supports DPD for 400 MHz iBW/OBW
- ▶ Simplifying system thermal solution
 - ▶ Power consumption-optimized DFE engines
 - ▶ 125°C maximum junction temperature for intermittent operation, 110°C for continuous (operating lifetime impact at >110°C can be offset by operation at <110°C based on acceleration factors)

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

TABLE OF CONTENTS

Features.....	1	Theory Of Operation.....	94
Applications.....	1	General.....	94
Functional Block Diagram.....	1	Transmitter.....	94
General Description.....	3	Receiver.....	94
Specifications.....	4	Observation Receiver.....	94
Power Supply Specifications.....	15	Reference Clock Input.....	94
Digital Interface and Timing Specifications.....	16	Synthesizers.....	94
Absolute Maximum Ratings.....	18	SPI Interface.....	95
Reflow Profile.....	19	GPIO_x Pins.....	95
Thermal Resistance.....	19	GPIO_ANA_x.....	95
Electrostatic Discharge (ESD) Ratings.....	19	JTAG Boundary Scan.....	95
ESD Caution.....	19	DTx.....	95
Pin Configuration and Function Descriptions.....	20	Digital Predistortion (DPD).....	95
Typical Performance Characteristics.....	25	Crest Factor Reduction (CFR).....	95
850 MHz Band.....	25	Carrier Digital Up Conversion (CDUC) and	
1800 MHz Band.....	36	Carrier Digital Down Conversion (CDDC).....	96
2600 MHz Band.....	47	Applications Information.....	97
3500 MHz Band.....	58	Power Supply Sequence.....	97
4500 MHz Band.....	69	Outline Dimensions.....	98
5600 MHz Band.....	80	Ordering Guide.....	98
Across LO Frequency.....	90	Evaluation Boards.....	98

REVISION HISTORY**5/2024—Revision B: Initial Version**

GENERAL DESCRIPTION

The ADRV9044 is a highly integrated, system on chip (SoC) RF agile transceiver with integrated digital front end (DFE). The SoC contains four transmitters, two observation receivers to monitor transmitter channels, four receivers, integrated LO and clock synthesizers, and digital signal processing functions. The SoC meets the high radio performance and low power consumption demanded by cellular infrastructure applications including small cell base-station radios, macro 3G/4G/5G systems, and massive MIMO base stations.

The receiver and transmitter signal paths use a zero-IF (ZIF) architecture that provides wide bandwidth with dynamic range suitable for contiguous and non-contiguous multi-carrier base-station applications. The ZIF architecture has the benefits of low power plus RF frequency and bandwidth agility. The lack of aliases and out-of-band images eliminate anti-aliasing and image filters. This reduces both system size and cost, also making band independent solutions possible.

The device also includes two wide-bandwidth observation path receiver subsystems to monitor transmitter outputs. This SoC subsystem includes automatic and manual attenuation control, DC offset correction, quadrature error correction (QEC), and digital filtering. GPIOs that provide an array of digital control options are also integrated.

Multi-band capability is enabled by additional LO dividers and wideband operation. This allows two individual band profiles within the tunable range, so maximizing use case flexibility.

The SoC has fully integrated DFE functionality, which includes carrier digital up/down conversion (CDUC and CDDC), crest factor reduction (CFR), digital predistortion (DPD), closed-loop gain control (CLGC) and voltage standing wave ratio (VSWR) monitor.

The CDUC feature of the ADRV9044 filters and places individual component carriers within the band of interest. The CDDC feature, with its eight parallel paths, processes each carrier individually before sending over the serial data interface.

The CDUC and CDDC reduce serialization/deserialization (SERDES) interface data rates in non-contiguous carrier configurations. This integration also reduces power compared to an equivalent FPGA based implementation.

The CFR engine of the ADRV9044 reduces the peak-to-average ratio (PAR) of the input signal, which enables higher efficiency transmit line ups while reducing the processing load on baseband processors.

The SoC also contains a fully integrated DPD engine for use in power amplifier linearization. The DPD enables the high-efficiency power amplifiers, which reduce the power consumption of base-station radios and the number of SERDES lanes interfacing with baseband processors. The DPD engine incorporates a dedicated long-term DPD (LT-DPD) block, which provides the support for GaN power amplifiers. The ADRV9044 tackles charge-trapping property of GaN power amplifiers with its LT-DPD block, hence improving the emissions and error vector magnitude (EVM). The SoC includes an ARM Cortex-A55 quad core processor to independently serve DPD, CLGC, and VSWR monitor features. The dedicated processor, together with the DPD engine, provides industry leading DPD performance.

The serial data interface consists of eight serializer and deserializer lanes. The interface supports the JESD204C standards, and both fixed and floating-point data formats are supported. The floating-point format allows internal automatic gain control (AGC) to be transparent to the baseband processor.

The ADRV9044 is powered directly from 0.8 V, 1.0 V, and 1.8 V regulators and is controlled through a standard SPI serial port. The comprehensive power-down modes are included to minimize the power consumption in normal use. The device is packaged in a 27 mm × 20 mm, 736-ball grid array.

SPECIFICATIONS

Electrical characteristics at ambient temperature range; all RF specifications based on measurements that include printed circuit board (PCB) and matching circuit losses, unless otherwise noted.

Table 1. Electrical Specifications

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
TRANSMITTERS						
Center Frequency		600		6000	MHz	
Large Signal Bandwidth				660 ^{1, 2}	MHz	ADRV9044BBPZ-WB, LO frequency \geq 1200 MHz
				400	MHz	ADRV9044BBPZ-WB, 900 MHz \leq LO frequency \geq 1200 MHz
				200	MHz	ADRV9044BBPZ-WB, LO frequency \leq 900 MHz
Synthesis Bandwidth				800	MHz	LO frequency \geq 1200 MHz
				600	MHz	LO frequency $<$ 1200 MHz
Input Data Rate						Supported data rates over JESD: 30.72, 61.44, 122.88, 184.32, 245.76, 368.64, and 491.52
Full-Scale Output Power	P _{OUT}	7.68 61.44		491.52 491.52	MSPS MSPS	CDUC enabled CDUC bypassed
850 MHz			5		dBm	
1800 MHz			4.5		dBm	
2600 MHz			4.5		dBm	
3500 MHz			3.5		dBm	
4500 MHz			2.5		dBm	
5600 MHz			2		dBm	
Flicker Noise						
1 kHz Offset from LO			-137		dBFS/Hz	
P _{OUT} Temperature Slope			-30		mdB/°C	Valid over full power-control range
Power Control Range			32		dB	SNR maintained for 0 to 20 dB RF attenuation
Power Control Resolution			0.05		dB	
Attenuation Accuracy			0.1		dB	Valid over full power-control range for any 4 dB step
Phase Change vs. RF Attenuation			± 0.04		dB	Monotonic
RF Delay Variation with Temperature			3		Degrees	Uncorrected, valid over full power-control range, LO = 3500 MHz
Peak-to-Peak Gain Deviation			1.2		ps/°C	Valid over full power-control range
200 MHz RF Bandwidth			0.2		dB	Includes compensation by programmable finite impulse response (FIR) filter, measured with 800 MHz synthesis bandwidth use case
400 MHz RF Bandwidth			0.4		dB	
660 MHz RF Bandwidth			1		dB	
800 MHz RF Bandwidth			1.5		dB	

SPECIFICATIONS**Table 1. Electrical Specifications (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Peak-to-Peak Gain Deviation Narrow Band						
20 MHz RF Bandwidth			0.1		dB	Any 20 MHz bandwidth span within the large signal bandwidth; includes compensation by programmable FIR filter
Deviation from Linear Phase						Measured with 800 MHz synthesis bandwidth use case
100 MHz RF Bandwidth			±1		Degrees	
450 MHz RF Bandwidth			±5		Degrees	
800 MHz RF Bandwidth			±10		Degrees	
Error Vector Magnitude	EVM					PLL optimized for integrated noise measured using LTE 20 MHz signal; PLL LFBW approximately 500 kHz
850 MHz			0.1		%	
1800 MHz			0.12		%	
2600 MHz			0.26		%	
3500 MHz			0.38		%	
4500 MHz			0.28		%	
5600 MHz			0.52		%	
ACLR (LTE)						20 MHz LTE at -12 dBFS
850 MHz			-67		dBc	
1800 MHz			-67		dBc	
2600 MHz			-67		dBc	
3500 MHz			-65		dBc	
4500 MHz			-62		dBc	
5600 MHz			-60		dBc	
In-Band Noise Floor						In-band noise falls dB for dB with attenuation until limited by the thermal noise floor
0 dB Attenuation			-157		dBFS/Hz	
20 dB Attenuation			-154		dBFS/Hz	
Out-of-Band Noise Floor			-158		dBFS/Hz	0 dB attenuation; 3 × synthesis BW/2 offset
Interpolation Images						
Large Signal Bandwidth			-70		dBc	
Synthesis Bandwidth			-55		dBc	
Second- and Third-Order In-Band Harmonic Distortion	HD2/HD3					-12 dBFS continuous wave signal, HD product falling inside the large signal bandwidth, 30 MHz baseband frequency
850 MHz			-75		dBc	
1800 MHz			-75		dBc	
2600 MHz			-70		dBc	
3500 MHz			-70		dBc	
4500 MHz			-70		dBc	
5600 MHz			-67		dBc	
Second- and Third-Order Out-of-Band Harmonic Distortion	HD2/HD3					-12 dBFS continuous wave signal, HD product falling outside the large signal bandwidth
850 MHz			-70		dBc	

SPECIFICATIONS**Table 1. Electrical Specifications (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
1800 MHz			-70		dBc	
2600 MHz			-65		dBc	
3500 MHz			-65		dBc	
4500 MHz			-65		dBc	
5600 MHz			-63		dBc	
Third-Order Intermodulation Products	IM3					Two -15 dBFS carriers within the large signal bandwidth
850 MHz			-70		dBc	
1800 MHz			-70		dBc	
2600 MHz			-65		dBc	
3500 MHz			-65		dBc	
4500 MHz			-65		dBc	
5600 MHz			-64		dBc	
Image Rejection						
Within Large-Signal Bandwidth						QEC active, up to 20 dB of attenuation
			65		dBc	LO < 5000 MHz
			60		dBc	5000 MHz ≤ LO ≤ 6300 MHz
			50		dBc	LO > 6300 MHz
Beyond Large-Signal Bandwidth			40		dBc	Assumes that the distortion power density is 25 dB below the desired power density
Output Impedance	Z _{OUT}	100			Ω	Differential – nominal
Maximum Output Load VSWR				3		Maximum value to ensure adequate calibration
Output Return Loss			10		dB	
LO Leakage Power						LO leakage (LOL) correction active
Carrier Offset from LO						
850 MHz			-84		dBFS	
1800 MHz			-84		dBFS	
2600 MHz			-84		dBFS	
3500 MHz			-84		dBFS	
4500 MHz			-82		dBFS	
5600 MHz			-82		dBFS	
Carrier on LO						
850 MHz			-71		dBFS	
1800 MHz			-71		dBFS	
2600 MHz			-71		dBFS	
3500 MHz			-71		dBFS	
4500 MHz			-71		dBFS	
5600 MHz			-71		dBFS	
Spurious-Free Dynamic Range	SFDR		-70		dBc	Within signal bandwidth; -6 dBFS continuous wave signal with 0 dB transmitter attenuation; single LO use case; nonintermodulation related spurs; does not include harmonic distortion, LO leakage, image, interpolation, and converter clock products

SPECIFICATIONS**Table 1. Electrical Specifications (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
RECEIVERS						
Center Frequency		600		6000	MHz	
Signal Bandwidth				660 ^{1, 2}	MHz	LO frequency \geq 1200 MHz, ADRV9044BBPZ-WB
				400	MHz	900 MHz \leq LO frequency \leq 1200 MHz, ADRV9044BBPZ-WB
				200	MHz	LO frequency \leq 900 MHz, ADRV9044BBPZ-WB
Output Data Rate						Supported data rates over JESD: 30.72, 61.44, 122.88, 184.32, 245.76, 368.64, and 491.52
		7.68		491.52	MSPS	CDDC enabled
		61.44		491.52	MSPS	CDDC bypassed
Full Scale Input Power	P _{FS}					Continuous wave input, produces 0 dBFS; 0 dB receiver attenuation
850 MHz			-11.5		dBm	
1800 MHz			-10.7		dBm	
2600 MHz			-10.4		dBm	
3500 MHz			-9.9		dBm	
4500 MHz			-9.7		dBm	
5600 MHz			-10		dBm	
Attenuation Control						
Gain Range			32		dB	
Analog Gain Step Size			0.5		dB	Attenuator steps from 0 dB to 6 dB
			1		dB	Attenuator steps from 6 dB to 32 dB
Residual Gain Step Error			0.1		dB	Attenuator steps from 0 dB to 20 dB
			0.2		dB	Attenuator steps from 20 dB to 32 dB
Gain Temperature Slope						
LO \leq 5000 MHz			3		mDB/°C	
LO $>$ 5000 MHz			4		mDB/°C	
Phase Change vs. Receiver Gain						Uncorrected, valid over full gain-control range
850 MHz			3		Degrees	
1800 MHz			6		Degrees	
2600 MHz			9		Degrees	
3500 MHz			12		Degrees	
4500 MHz			16		Degrees	
5600 MHz			19		Degrees	
RF Delay Variation with Temperature			1		ps/°C	Valid over full gain-control range
Peak-to-Peak Gain Deviation						Over signal bandwidth, includes compensation by programmable FIR filter
200 MHz RF Bandwidth			1		dB	
400 MHz RF Bandwidth			1		dB	
660 MHz RF Bandwidth			1		dB	
Receiver Decimation Image Rejection		80			dB	Due to digital filters
Receiver Alias Band Rejection			70		dB	Rejection of signals within the ADC alias band
Input Impedance	Z _{IN}		100		Ω	Differential

SPECIFICATIONS**Table 1. Electrical Specifications (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Maximum Source VSWR				3		
Input Port Return Loss			10		dB	
Receiver Input LO Leakage at Maximum Gain						Leakage decreases dB for dB with attenuation over full attenuation range
850 MHz			-70		dBm	
1800 MHz			-65		dBm	
2600 MHz			-65		dBm	
3500 MHz			-65		dBm	
4500 MHz			-65		dBm	
5600 MHz			-65		dBm	
Image Rejection			-75		dBc	QEC active up to -1 dBFS
Noise Spectral Density	N ₀					Offset = 40 MHz, spot
850 MHz			-151.7		dBFS/Hz	
1800 MHz			-151.5		dBFS/Hz	
2600 MHz			-151.1		dBFS/Hz	
3500 MHz			-150.5		dBFS/Hz	
4500 MHz			-150.7		dBFS/Hz	
5600 MHz			-150.3		dBFS/Hz	
Noise Figure						0 dB attenuation
850 MHz			10.5		dB	
1800 MHz			11.8		dB	
2600 MHz			12.5		dB	
3500 MHz			13.5		dB	
4500 MHz			13.8		dB	
5600 MHz			14		dB	
Noise Figure Ripple					dB	Peak-to-peak deviation in noise figure over large signal bandwidth
200 MHz RF Bandwidth			1		dB	
400 MHz RF Bandwidth			1.5		dB	
660 MHz RF Bandwidth			2		dB	
Second-Order Harmonic Distortion	HD2					HD2 products occurring anywhere in-band
200 MHz RF Bandwidth			-76		dBc	-3.5 dBFS CW signal
400 MHz RF Bandwidth			-75		dBc	-2.5 dBFS CW signal
660 MHz RF Bandwidth			-73		dBc	-1 dBFS CW signal
Third-Order Harmonic Distortion	HD3					HD3 products occurring on band-edge
200 MHz RF Bandwidth			-72		dBc	-2.5 dBFS CW signal, 600 MHz < LO < 1200 MHz
400 MHz RF Bandwidth			-70		dBc	-1 dBFS CW signal, LO ≥ 1200 MHz
660 MHz RF Bandwidth			-67		dBc	-2.5 dBFS CW signal, LO < 1200 MHz
Fourth-Order Harmonic Distortion	HD4					-1 dBFS CW signal, LO ≥ 1200 MHz
			-64		dBc	-1 dBFS CW signal, LO < 2200 MHz
			-59		dBc	-1 dBFS CW signal, LO ≥ 2200 MHz
			-60		dBc	-1 dBFS CW signal, LO ≥ 2200 MHz
			-90		dBc	-1 dBFS continuous wave signal, HD4 products occurring anywhere in-band

SPECIFICATIONS**Table 1. Electrical Specifications (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Fifth-Order Harmonic Distortion 200 MHz RF Bandwidth 400 MHz RF Bandwidth 660 MHz RF Bandwidth	HD5		-80		dBc	HD5 products occurring on band-edge
						-3.5 dBFS CW signal
						-2.5 dBFS CW signal
						-1 dBFS CW signal
Second-Order Intermodulation Products 850 MHz 1800 MHz 2600 MHz 3500 MHz 4500 MHz 5600 MHz	IM2		-77		dBc	Two CW tones at -8.5 dBFS, 200 MHz signal BW
						Two CW tones at -7 dBFS, 660 MHz signal BW
						Two CW tones at -7 dBFS, 660 MHz signal BW
						Two CW tones at -7 dBFS, 660 MHz signal BW
						Two CW tones at -7 dBFS, 660 MHz signal BW
						Two CW tones at -7 dBFS, 660 MHz signal BW
Third-Order Intermodulation Products 850 MHz 1800 MHz 2600 MHz 3500 MHz 4500 MHz 5600 MHz	IM3		-66		dBc	Two CW tones at -9.5 dBFS, 200 MHz signal BW
						Two CW tones at -7 dBFS, 600 MHz signal BW
						Two CW tones at -7 dBFS, 600 MHz signal BW
						Two CW tones at -7 dBFS, 600 MHz signal BW
						Two CW tones at -7 dBFS, 600 MHz signal BW
						Two CW tones at -7 dBFS, 600 MHz signal BW
Receiver Band Spurs Referenced to RF Input at Maximum Gain			-95		dBm	TDD mode; no more than one spur at this level per 10 MHz of receiver bandwidth; excludes converter clock spurs; no input signal applied; non-IoT
Spurious-free Dynamic Range	SFDR		-70		dBc	Within signal bandwidth; single LO; -1 dBFS input; nonintermodulation related spurs; does not include harmonic distortion
OBSERVATION RECEIVERS						Measurements are taken with 5898.25 MHz sampling frequency for the less than 5 GHz frequency and 7863.42 MHz sampling frequency for a greater than 5 GHz frequency
Center of Input Frequency Range Signal Bandwidth		600	6000	MHz		ADRV9044BBPZ-WB, LO frequency > 1200 MHz
Output Data Rate		122.88	983.04	MSPS		Supported data rates: 122.88 MSPS, 184.32 MSPS, 245.76 MSPS, 368.64

SPECIFICATIONS**Table 1. Electrical Specifications (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Maximum Observation Receiver Input Power				16	dBm	MSPS, 491.52 MSPS, 737.28 MSPS, and 983.04 MSPS Specified at the pin, peak power for modulated signals with PAR \geq 7 dB; For continuous wave, it is reduced to 10 dBm
Full Scale Input Power	P _{FS}					Continuous wave input power, which produces 0 dBFS; 0 dB observation receiver attenuation; no external attenuator
850 MHz			5.5		dBm	
1800 MHz			5.3		dBm	
2600 MHz			6.1		dBm	
3500 MHz			7.5		dBm	
4500 MHz			7.5		dBm	
5600 MHz			8		dBm	
Gain Range			16		dB	Limited by max input power of 16 dBm at DUT input pins
Gain Step			1		dB	
Peak-to-peak Gain Deviation						Within signal bandwidth, includes compensation by programmable FIR filter
200 MHz RF Bandwidth			0.4		dB	
400 MHz RF Bandwidth			0.6		dB	
600 MHz RF Bandwidth			0.8		dB	
800 MHz RF Bandwidth			1		dB	
Peak-to-peak Gain Deviation Narrow Band						
20 MHz RF Bandwidth			0.1		dB	Any 20 MHz bandwidth span within the large signal bandwidth; includes compensation by programmable FIR filter
Deviation from Linear Phase			± 2		Degrees	800 MHz RF bandwidth
Input Impedance	Z _{IN}		100		Ω	Differential
Input Source VSWR				3		
Input Port Return Loss			10		dB	
Third-Order Intermodulation Product	IM3					2 tones; each at -13 dBFS, ORx attenuation \leq 12 dB is recommended to achieve performance
LO < 5000 MHz			-70		dBc	
LO \geq 5000 MHz			-65		dBc	
Second-Order Harmonic Distortion	HD2					0 dB observation receiver attenuation, ORx attenuation \leq 12 dB recommended to achieve performance
LO < 5000 MHz						
-1 dBFS			-51		dBc	
-10 dBFS			-60		dBc	
LO \geq 5000 MHz						
-1 dBFS			-46		dBc	
-10 dBFS			-55		dBc	

SPECIFICATIONS**Table 1. Electrical Specifications (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Third-Order Harmonic Distortion	HD3					0 dB observation receiver attenuation, ORx attenuation \leq 12 dB recommended to achieve performance
LO < 5000 MHz						
-1 dBFS			-52		dBc	
-10 dBFS			-70		dBc	
LO \geq 5000 MHz						
-1 dBFS			-47		dBc	
-10 dBFS			-65		dBc	
Spurious-free Dynamic Range	SFDR		-65		dBFS	Within signal bandwidth; -10 dBFS input; nonintermodulation related spurs; does not include harmonic distortion; limited by continuous wave spur at $N \times f_s/4$
			-70		dBFS	Within signal bandwidth; -10 dBFS input; nonintermodulation related spurs; does not include harmonic distortion; does not include $f_s/4$ spur, limited by clock spurs at $f_{IN} \pm f_s/4$
			-75		dBFS	-10 dBFS input; not including clock spurs at $f_{IN} \pm f_s/4$
Noise Spectral Density	N_0					0 dB observation receiver attenuation; tone power -20 dBFS or lower
2949.12 MHz Sampling Frequency			-144		dBFS/Hz	
3932.16 MHz Sampling Frequency			-145		dBFS/Hz	
5898.24 MHz Sampling Frequency			-147		dBFS/Hz	
7864.32 MHz Sampling Frequency			-148		dBFS/Hz	
CHANNEL TO CHANNEL ISOLATION						
Tx-Tx Isolation						
850 MHz			75		dB	
1800 MHz			75		dB	
2600 MHz			69		dB	
3500 MHz			67		dB	
4500 MHz			66		dB	
5600 MHz			65		dB	
Tx-Rx Isolation						
850 MHz			70		dB	
1800 MHz			70		dB	
2600 MHz			65		dB	
3500 MHz			63		dB	
4500 MHz			61		dB	
5600 MHz			60		dB	
Tx-ORx Isolation						
850 MHz			75		dB	
1800 MHz			75		dB	
2600 MHz			74		dB	
3500 MHz			70		dB	
4500 MHz			67		dB	
5600 MHz			65		dB	

SPECIFICATIONS**Table 1. Electrical Specifications (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Rx-Rx Isolation						
850 MHz			75		dB	
1800 MHz			75		dB	
2600 MHz			75		dB	
3500 MHz			63		dB	
4500 MHz			62		dB	
5600 MHz			60		dB	
Rx-ORx Isolation						
850 MHz			75		dB	
1800 MHz			75		dB	
2600 MHz			75		dB	
3500 MHz			75		dB	
4500 MHz			70		dB	
5600 MHz			70		dB	
ORx-ORx Isolation						
850 MHz			75		dB	
1800 MHz			75		dB	
2600 MHz			75		dB	
3500 MHz			75		dB	
4500 MHz			75		dB	
5600 MHz			75		dB	
LO SYNTHESIZER (LO)						
LO Spectral Purity			-80		dBc	TDD mode; not including integer boundary spurs
LO Path Delay Slope vs. Temperature			1.2		ps/°C	Half a VCO cycle worst-case
Integrated Phase Noise—Wide Band						Integrated from 1 kHz to 50 MHz; PLL bandwidth optimized for integrated phase noise; PLL LFBW approximately 500 kHz
850 MHz			0.03		°RMS	
1800 MHz			0.06		°RMS	
2600 MHz			0.1		°RMS	
3500 MHz			0.13		°RMS	
4500 MHz			0.19		°RMS	
5600 MHz			0.23		°RMS	
Spot Phase Noise—Wide Band						PLL bandwidth optimized for integrated phase noise; PLL LFBW approximately 500 kHz
850 MHz			-127		dBc/Hz	
100 kHz Offset			-139		dBc/Hz	
1 MHz Offset			-160		dBc/Hz	
10 MHz Offset						
1800 MHz			-115.9		dBc/Hz	
100 kHz Offset			-133.5		dBc/Hz	
1 MHz Offset			-156.5		dBc/Hz	
10 MHz Offset						
2600 MHz			-116.6		dBc/Hz	
100 kHz Offset			-126		dBc/Hz	
1 MHz Offset						

SPECIFICATIONS**Table 1. Electrical Specifications (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
10 MHz Offset			-151.7		dBc/Hz	
3500 MHz			-114.2		dBc/Hz	
100 kHz Offset			-126.6		dBc/Hz	
1 MHz Offset			-151		dBc/Hz	
4500 MHz			-111		dBc/Hz	
100 kHz Offset			-121.8		dBc/Hz	
1 MHz Offset			-148.4		dBc/Hz	
5600 MHz			-110		dBc/Hz	
100 kHz Offset			-119		dBc/Hz	
1 MHz Offset			-146		dBc/Hz	
CLOCK SYNTHESIZER						
Integrated Phase Noise - Wide Band						1 kHz to 100 MHz, PLL bandwidth optimized for low jitter (491.52 MHz f_{PFD}).
2949.12 MHz Sample Clock			0.13		°RMS	
3932.16 MHz Sample Clock			0.15		°RMS	
Integrated Phase Noise - Narrow Band						1 kHz to 10 MHz, PLL bandwidth optimized for low phase noise at > 800 kHz
2949.12 MHz Sample Clock			0.82		°RMS	
3932.16 MHz Sample Clock			0.87		°RMS	
Spot Phase Noise—Wide Band						1 kHz to 100 MHz, PLL bandwidth optimized for low jitter (491.52 MHz f_{PFD})
2949.12 MHz Sample Clock			-115.7		dBc/Hz	
100 kHz Offset			-122.6		dBc/Hz	
1 MHz Offset			-150.6		dBc/Hz	
3932.16 MHz Sample Clock			-111.3		dBc/Hz	
100 kHz Offset			-123.6		dBc/Hz	
1 MHz Offset			-148.5		dBc/Hz	
Spot Phase Noise—Narrow Band						1 kHz to 10 MHz, PLL bandwidth optimized for low phase noise at > 800 kHz
2949.12 MHz Sample Clock			-95.5		dBc/Hz	
100 kHz Offset			-125		dBc/Hz	
800 kHz Offset			-127.7		dBc/Hz	
1 MHz Offset			-139.8		dBc/Hz	
3 MHz Offset			-150.8		dBc/Hz	
3932.16 MHz Sample Clock			-95.6		dBc/Hz	
100 kHz Offset			-125.4		dBc/Hz	
800 kHz Offset			-127.5		dBc/Hz	
1 MHz Offset			-138.1		dBc/Hz	
3 MHz Offset			-148.4		dBc/Hz	
10 MHz Offset						

SPECIFICATIONS**Table 1. Electrical Specifications (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
REFERENCE CLOCK (DEVCLK_IN SIGNAL)						
Frequency Range		61.44		491.52	MHz	
Slew Rate		1.5			V/ns	
Signal Level (Differential)		0.35		1.9	V p-p	AC-coupled, common-mode voltage internally supplied; for best spurious performance and to meet the specified PLL performance parameters, use a 1.9 V p-p input clock
Input Impedance			100		Ω	Needs external AC coupling
SYSTEM REFERENCE INPUTS (SYSREF+, SYSREF-)			LVDS			
Logic Compliance						Alternative signal formats, such as LVPECL, can be supported through the use of external components, as long as they adhere to the specification and maximum pin voltage limits
Differential Input Voltage	V_{OD}	0.5	0.7	0.9	V p-p	DC-coupled LVDS
Input Common Mode Voltage	V_{OC}	1.125		1.375	V	Common-mode supplied by LVDS driver
Input Resistance (Differential)			48		kΩ	
Input Capacitance (Differential)			1		pF	
Input Offset Range		30		220	mV	Programmable input offset used to prevent SYSREF toggling if LVDS driver has been turned off
Device Clock to SYSREF Setup Time		320			ps	
Device Clock to SYSREF Hold Time		180			ps	
DIGITAL SPECIFICATIONS (CMOS)						
Logic Inputs						
Input Voltage						
High Level		$V_{IF} \times 0.65$		$V_{IF} + 0.18$	V	Power supply specifications shown in Table 2
Low Level		-0.30		$V_{IF} \times 0.35$	V	
Input Current						
High Level		-10		+10	μA	
Low Level		-10		+10	μA	
Logic Outputs						
Output Voltage						
High Level		$(V_{IF} \times 0.95) - 0.45$			V	2 mA drive current at default drive strength
Low Level		$(V_{IF} \times 0.95) - 0.11$			V	0.5 mA drive current at default drive strength
Drive Capability		$V_{IF} \times 0.95$			V	<20 μA drive current at default drive strength
Low Level				0.45	V	
Drive Capability			2		mA	
DIGITAL SPECIFICATIONS (LVDS)						
Logic Inputs						
Input Voltage Range		825		1675	mV	Each differential input in the pair

SPECIFICATIONS**Table 1. Electrical Specifications (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Input Differential Voltage Threshold		-100		+100	mV	
Receiver Differential Input Impedance			100		Ω	Internal termination enabled
Logic Outputs						
Output Voltage						
High				1375	mV	
Low		1025			mV	
Differential			225		mV	
Offset			1200		mV	
DIGITAL SPECIFICATIONS (GPIO_ANA)						
Logic Inputs						
Input Voltage						
High Level	VDDA_1P8 × 0.65			VDDA_1P8 + 0.18	V	Power supply specifications shown in Table 2
Low Level	-0.30			VDDA_1P8 × 0.35	V	
Input Current						
High Level	-10		+10		μ A	
Low Level	-10		+10		μ A	
Logic Outputs						
Output Voltage						
High Level	(VDDA_1P8 × 0.95) – 0.45				V	2 mA drive current at default drive strength
	(VDDA_1P8 × 0.95) – 0.11				V	0.5 mA drive current at default drive strength
	VDDA_1P8 × 0.95				V	<20 μ A drive current at default drive strength
Low Level			0.45		V	
Drive Capability		2			mA	

¹ Maximum bandwidth supported in CDUC bypass mode is 400 MHz instantaneous bandwidth/occupied bandwidth (iBW/OBW).

² Maximum bandwidth supported in CDUC enabled mode is 660 MHz/400 MHz iBW/OBW.

Figure 2 shows the LVDS input levels for SYSREF.




Figure 2. LVDS Input Levels for SYSREF

POWER SUPPLY SPECIFICATIONS**Table 2. Power Supply Specifications**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SUPPLY CHARACTERISTICS						
VDIG_0P8 Supply		0.76	0.8	0.84	V	$\pm 5\%$
VDDA_1P0 Supply		0.975	1	1.025	V	$\pm 2.5\%$
VDDA_1P8 Supply		1.71	1.8	1.89	V	$\pm 5\%$

SPECIFICATIONS**Table 2. Power Supply Specifications (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
VIF Supply		1.71	1.8	1.89	V	±5%

DIGITAL INTERFACE AND TIMING SPECIFICATIONS**Table 3. Digital Interface and Timing Specifications**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SERIAL PERIPHERAL INTERFACE (SPI) TIMING						
Write SPI_CLK Period	t_{CP}	20			ns	
SPI_CLK High Pulse Width	t_{MP}	5			ns	
SPI_EN Setup to First SPI_CLK Rising Edge	t_{SC}	0.5			ns	
Last SPI_CLK Falling Edge to SPI_EN Hold	t_{HC}	0.5			ns	
SPI_DIO Data Input Setup to SPI_CLK	t_S	1			ns	
SPI_DIO Data Input Hold to SPI_CLK	t_H	1			ns	
SPI_CLK Falling Edge to Output Data Delay	t_{CO}	4		6	ns	3- or 4-wire mode
Bus Turnaround Time After Baseband Processor Drives Last Address Bit	t_{HZM}	$t_{CO\ min}$		$t_{CO\ max}$	ns	3-wire mode
Bus Turnaround Time After Transceiver Drives Last Data Bit (Must be in Terms of Baseband Processor)	t_{HZS}	$t_{CO\ min}$		$t_{CO\ max}$	ns	3-wire mode
DIGITAL TIMING						
TRX _x _CTRL Pulse Width		10 ¹			μs	
ORX_CTRL_x Pulse Width		10 ¹			μs	
TRX _x _CTRL to Valid Data			2 ²		μs	
ORX_CTRL_x to Valid Data			1.5		μs	
JESD204B/JESD204C DATA OUTPUT TIMING						
Unit Interval	UI	41.1		407	ps	
Data Rate per Channel (Nonreturn to Zero (NRZ))						
JESD204B		4915.2		14745.6	Mbps	
JESD204C		4055.04		24330.24	Mbps	
Rise Time	t_R	17	26		ps	20% to 80% in 100 Ω load
Fall Time	t_F	17	26		ps	20% to 80% in 100 Ω load
Output Common-Mode Voltage	V_{CM}	0		1.8	V	AC-coupled
Differential Output Voltage	V_{DIFF}	360	466	1000	mV p-p	Differential
Short-Circuit Current	$I_{D\ SHORT}$	-100		100	mA	
Differential Termination Impedance	$Z_{RD\ DIFF}$	80	100	120	Ω	
JESD204B/JESD204C DATA INPUT TIMING						
Unit Interval	UI	41.1		407	ps	
Data Rate per Channel (NRZ)						
JESD204B		4915.2		14745.6	Mbps	
JESD204C		4055.04		24330.24	Mbps	
Input Common-Mode Voltage	V_{CM}	0.05		1.65	V	AC-coupled
Differential Input Voltage	V_{DIFF}	125		1000	mV p-p	Differential
Differential Termination Impedance	$Z_{RD\ DIFF}$	80	106	120	Ω	

SPECIFICATIONS

- ¹ The pulse width mentioned is for digital timing. For calibrations to run, the minimum Tx_enable and ORx_enable pulse width must be 17 μ sec and Rx_enable pulse width must be 35 μ sec.
- ² Minimum time for sending data from field programmable gate array (FPGA) after Tx_EN and Rx_EN are applied.

ABSOLUTE MAXIMUM RATINGS

Table 4. Absolute Maximum Ratings

Parameter	Rating
VDDA_1P8 to VSSA	-0.2 V to +1.98 V
VDIG_0P8 to VSSD, VSSA	-0.2 V to +1.05 V
VDDA_1P0 to VSSA	-0.2 V to see Table 8
VIF Referenced Logic Inputs and Outputs to VSSD	-0.3 V to VIF + 0.3 V
JESD204B/JESD204C Logic Outputs to VSSA	-0.2 V to +1.1 V
JESD204B/JESD204C Logic Inputs to VSSA	-0.2 V to +1.1 V
Input Current to Any Pin Except Supplies	±10 mA
Maximum Input Power into Receiver Ports	For limits vs. survival time, see Table 7
Maximum Input Power into Observation Receiver Port	20 dBm ¹
Junction Temperature Range	-40°C to +125°C ²
Junction Temperature Range for Continuous Operation	-40°C to +110°C
Storage Temperature Range	-65°C to +150°C

- ¹ For modulated signals with PAR \geq 7 dB and observation receiver attenuation \geq 6 dB. For lower attenuation, the max rating decreases dB to dB. For continuous wave, it is 14 dBm for all observation receiver attenuations.
- ² Operation up to 125°C is supported, but specification compliance is only guaranteed up to 110°C. Operation above 110°C can impact device operating lifetime. To avoid a reduction in operating lifetime by operating above 110°C, the device must operate at a temperature below 110°C for a period. Use the following equation to calculate lifetime: Lifetime = $(\sum(\text{time}_T \times \text{AF}_T) \times 10)$, where: time_T refers to time spent at discrete temperatures on [Table 6](#) in terms of duty cycle, and AF_T are acceleration factors taken from [Table 5](#). Note that the maximum lifetime is 10 years.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 5. Acceleration Factors for High Temperature Operation

Operating Junction Temperature (°C)	Acceleration Factor (AF)
125	3.32
120	2.25
115	1.51
110	1
105	0.89
100	0.79
95	0.70
90	0.62
85	0.56
80	0.48

The following example shows how the equation and the acceleration factor values are used to understand whether operating lifetime is degraded or not. An example scenario is shown in [Table 6](#), which

indicates the time that the device spends on a certain junction temperature with a duty cycle.

Table 6. Example Scenario to Estimate Impact of Accelerating Factor on Lifetime

Operating Junction Temperature (°C)	Duty Cycle
125	0.05 (5%)
120	0.1 (10%)
95	0.4 (40%)
90	0.45 (45%)

With values from [Table 5](#) and [Table 6](#), the condition for operating lifetime of 10 years is satisfied and there is no degradation:

$$20 - (((0.05 \times 3.32) + (0.1 \times 2.25) + (0.4 \times 0.70) + (0.45 \times 0.62)) \times 10) = 10.5$$

To the extent that the customer operates the hardware under the condition $T_J > 110^\circ\text{C}$, the customer represents and warrants that they first consult with an Analog Devices field representative. To support any failure analysis made by Analog Devices, the customer further warrants that it provides relevant historical logs, reasonably requested by Analog Devices. In the absence of relevant historical logs being made available by the customer, Analog Devices determines at its sole discretion by analyzing various technical indicators whether or not the customer has operated the device within guidance mentioned in footnote 2.

Analog Devices represents and warrants that performance of its hardware products meets its provided specifications, only to the extent that the customer has operated the device as per footnote 2 and in accordance with Analog Devices' standard warranty. If the customer operates the hardware beyond the lifetime determined as per footnote 2, Analog Devices does not warrant that the hardware operates as expected, operate without malfunction, damage, or failure, or perform in a manner consistent with its provided specifications. In such circumstances, Analog Devices further assumes no liability for the hardware's operation.

Table 7. Maximum Input Power into Receiver Ports vs. Lifetime

RF Port Input Power (Continuous Wave Signal)	Lifetime	
	ATTEN = 32 dB	ATTEN = 0 dB
7 dBm	>10 years	>10 years
10 dBm	>10 years	>10 years
20 dBm	>10 years	70 hours
21 dBm	>10 years	24 hours
24 dBm	>10 years	24 hours

ABSOLUTE MAXIMUM RATINGS

Table 8. VDDA_1P0 Voltage vs. Duty Cycle to Maintain 10-Year Lifetime

VDDA_1P0 (V)	Required Duty Cycle to Maintain 10 Year Lifetime (%)
1	100.0
1.01	100.0
1.02	100.0
1.03	100.0
1.04	100.0
1.05	98.8
1.06	66.5
1.07	45.0
1.08	30.5
1.09	20.7
1.1	14.2
1.11	9.7
1.12	6.7
1.13	4.6
1.14	3.2
1.15	2.2
1.16	1.5
1.17	1.1
1.18	0.8
1.19	0.5
1.2	0.4

REFLOW PROFILE

The transceiver reflow profile is in accordance with the JEDEC JESD20 criteria for Pb-free devices. The maximum reflow temperature is 260°C.

THERMAL RESISTANCE

Thermal resistance values specified in [Table 9](#) are calculated based on JEDEC specs (unless specified otherwise) and must be used in compliance with JESD51-12.

Table 9. Thermal Resistance Values

Package Type	θ_{JA} (°C/W)	$\theta_{JC\ TOP}$ (°C/W)	θ_{JB} (°C/W)	Ψ_{JT} (°C/W)	Ψ_{JB} (°C/W)
BP-736-2	8.98	0.29	2.01	0.24	1.92

Note: Using enhanced heat removal (PCB, heatsink, airflow, etc.) techniques, improve the thermal resistance values.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human Body Model (HBM) as per ANSI/ESDA/JEDDEC JS-001.
Charged Device Model (CDM) as per ANSI/ESDA/JEDEC JS-002.

ESD Ratings for ADRV9044

Table 10. ADRV9044, 736-Ball BGA_ED

ESD Model	Withstand Threshold (V)	Class
HBM	±1000	1B
CDM	±165 ¹	C0B

¹ All pins except transmitter channel pins rated at ±250 V CDM classification test level (Class C1).

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

ADRV9044 TOP VIEW (Not to Scale)																																				
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32				
A	VSSA	VSSA	VVC00 _1P0	VVC00 _1P0	VSSA	VRXL00 _1P0	VSSA	VTXL00 _1P0	VSSA	VL00 _1P0	VSSA	VSSA	VDEV _1P0	DEV CLKP	DEV CLKP	VSSA	VSSA	SYS REFP	SYS REFN	VSY3 _1P0	VSSA	VSSA	VLO1 _1P0	VSSA	VTXL01 _1P0	VSSA	VRXL01 _1P0	VSSA	VVC01 _1P0	VVC01 _1P0	VSSA	VSSA				
B	DNC	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	DNC					
C	DNC	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	DNC	DNC	VSSA	GPIO ANA_4	GPIO ANA_5	GPIO ANA_6	GPIO ANA_7	VSSA	VSSA	VSSA	VSSA	GPIO ANA_15	GPIO ANA_16	GPIO ANA_17	VSSA	DNC	DNC	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	DNC			
D	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	GPIO ANA_3	GPIO ANA_2	GPIO ANA_1	GPIO ANA_0	VSSA	VSSA	VSSA	VSSA	GPIO ANA_8	GPIO ANA_9	GPIO ANA_10	GPIO ANA_11	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA			
E	VTX0 _1P0	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VTX2 _1P0					
F	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VANAO _1P0	VBB0 _1P0	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA						
G	TXIN	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	TXSP					
H	TX1P	VSSA	VSSA	RX1P	VSSA	VSSA	VSSA	VSSA	VCONV0 _1P0	VSSA	VSSD	VDIG _0P8	VSSD	GPINT1	VDIG _0P8	VSSD	VSSD	VDIG _0P8	GPINT0	VSSD	VDIG _0P8	VSSD	VSSA	VCONV7 _1P0	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	TX5N			
J	VSSA	VSSA	VSSA	RX1N	VSSA	VSSA	VSSA	VSSA	VCONV1 _1P0	VSSA	VSSD	VDIG _0P8	TRXA	GPIO _0	VDIG _0P8	VSSD	VSSD	VDIG _0P8	TRXC	GPIO _1	VDIG _0P8	VSSD	VSSA	VCONV8 _1P0	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA			
K	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSD	VDIG _0P8	TRXC	GPIO _0	VDIG _0P8	VSSD	VSSD	VDIG _0P8	TRXF	GPIO _1	VDIG _0P8	VSSD	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA					
L	ORXIN	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSD	VDIG _0P8	GPIO _10	ORXA	CTRL	GPIO _4	VDIG _0P8	VSSD	VDIG _0P8	GPIO _5	ORXB	CTRL	GPIO _9	VDIG _0P8	VSSD	VSSA	VSLKL1 _1P0	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	ORX1P	
M	ORXP	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSD	VDIG _0P8	GPIO _14	ORXB	CTRL	GPIO _18	VDIG _0P8	VSSD	VDIG _0P8	GPIO _12	TRXH	CLK	GPIO _20	VDIG _0P8	VSSD	VSSA	VSLKL1 _1P0	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	ORXIN	
N	VSSA	VSSA	VSSA	RX2P	VSSA	VSSA	RBIAS0	VSSA	VORX0 _1P0	VSSA	VSSD	VDIG _0P8	TRXD	CTRL	GPIO _15	VDIG _0P8	VSSD	VDIG _0P8	TRXO	CLK	GPIO _12	SPI	SPI _DO	GPIO _21	TRXH	CTRL	GPIO _20	VDIG _0P8	VSSD	VSSA	VORX2 _1P0	VSSA	RBIAS1	RX6N	VSSA	VSSA
P	VSSA	VSSA	VSSA	RX2N	VSSA	VSSA	VSSA	VSSA	VORX0 _1P0	VSSA	VSSD	VDIG _0P8	GPIO _22	RESETB	GPIO _19	SPI _IO	VDIG _0P8	VSSD	VDIG _0P8	GPIO _23	TEST	GPIO _19	VDIG _0P8	VSSD	VSSA	VORX1 _1P0	VSSA	VSSA	RX6P	VSSA	VSSA	VSSA	VSSA	VSSA		
R	TX2N	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VCONV1 _1P0	VSSA	VSSA	SYNC OUTUP	SYNC OUTDN	SYNC OUTUP	SYNC OUTDN	VIF _1P0	VDIG _0P6	VSSA	SYNC INUP	SYNC INDN	VDIG _0P6	VSSA	VCONV9 _1P0	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	TX6P			
T	TX2P	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VCONV1 _1P0	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	TX6N					
U	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VANAT _1P0	VBB1 _1P0	VSSA	VSSA	VSSA	VSER SYN _1P0	VSSA	VSER VCO _1P0	VSSA	DNC	DNC	VCLK GEN0 _1P0	VCLK GEN1 _1P0	VSSA	VCLK VCO _1P0	VSSA	VSSA	VCLK SYN _1P0	VSSA	VBB3 _1P0	VAN3 _1P0	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA			
V	VTX1 _1P0	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VTX3 _1P0				
W	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA				
Y	DNC	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	SERD OUT2P	SERD OUT2N	VSSA	VSSA	SERD OUT3P	SERD OUT3N	VSSA	VSSA	VSSA	SERD OUT4P	SERD OUT4N	VSSA	VSSA	SERD IN4P	SERD IN4N	VSSA	VSSA	SERD IN5P	SERD IN5N	VSSA	VSSA	SERD IN6P	SERD IN6N	VSSA	DNC			
AA	DNC	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	SERD OUT1P	SERD OUT1N	VSSA	VSSA	SERD OUT2P	SERD OUT2N	VSSA	VSSA	VSSA	SERD OUT3P	SERD OUT3N	VSSA	VSSA	SERD IN4P	SERD IN4N	VSSA	VSSA	SERD IN5P	SERD IN5N	VSSA	VSSA	SERD IN6P	SERD IN6N	VSSA	DNC			
AB	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	SERD OUT1P	SERD OUT1N	VSSA	VSSA	SERD OUT2P	SERD OUT2N	VSSA	VSSA	VSSA	SERD OUT3P	SERD OUT3N	VSSA	VSSA	SERD IN4P	SERD IN4N	VSSA	VSSA	SERD IN5P	SERD IN5N	VSSA	VSSA	SERD IN6P	SERD IN6N	VSSA				
AC	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	SERD OUT1P	SERD OUT1N	VSSA	VSSA	SERD OUT2P	SERD OUT2N	VSSA	VSSA	VSSA	SERD OUT3P	SERD OUT3N	VSSA	VSSA	SERD IN4P	SERD IN4N	VSSA	VSSA	SERD IN5P	SERD IN5N	VSSA	VSSA	SERD IN6P	SERD IN6N	VSSA				

0/3

Figure 3. Pin Configuration

Table 11. Pin Function Descriptions

Pin No.	Mnemonic	Type ¹	Description
A1, D1, F1, J1, K1, N1, P1, U1, W1, AB1, AC1, A2, B2, C2, D2, E2, F2, G2, H2, J2, K2, L2, M2, N2, P2, R2, T2, U2, V2, W2, Y2, AA2, AB2, B3, C3, D3, E3, F3, G3, H3, J3, K3, L3, M3, N3, P3, R3, T3, U3, V3, W3, Y3, AA3, AB3, AC3, B4, C4, D4, E4, F4, G4, K4, L4, M4, R4, T4, U4, V4, W4, Y4, AA4, AB4, AC4, A5, B5, C5, D5, E5, F5, G5, H5, J5, K5, L5, M5, N5, P5, R5, T5, U5, V5, W5, Y5, AA5, AB5, AC5, B6, C6, D6, E6, F6, G6, H6, J6, K6, L6, M6, P6, R6, T6, V6, W6, Y6, AA6, AB6, AC6, A7, B7, C7, D7, E7, F7, G7, H7, J7, K7, L7, M7, N7, P7, R7, T7, V7, Y7, AA7, AB7, AC7, B8, D8, E8, G8, H8, J8, K8, M8, R8, T8, U8, V8, W8, Y8, AB8, A9, B9, D9, E9, G9, K9, N9, P9, U9, V9, W9, Y9, AB9, B10, C10, D10, E10, F10, G10, H10, J10, K10, N10, P10, R10, T10, U10, V10, W10, AA10, AC10, A11, B11, F11, G11, T11, V11, W11, AA11, AC11, A12, B12, E12, F12, G12, T12, U12, V12, W12, Y12, AB12, B13, E13, G13, T13, V13, W13, Y13, AB13, B14, E14,	VSSA	I	Analog Ground.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 11. Pin Function Descriptions (Continued)

Pin No.	Mnemonic	Type ¹	Description
F14, G14, T14, V14, W14, AA14, AC14, B15, C15, D15, E15, F15, G15, T15, U15, V15, W15, AA15, AC15, A16, B16, C16, D16, E16, F16, G16, T16, V16, W16, Y16, AA16, A17, B17, C17, D17, E17, F17, G17, T17, V17, W17, Y17, AA17, B18, C18, D18, E18, F18, G18, T18, V18, W18, AA18, AC18, B19, E19, F19, G19, T19, V19, W19, AA19, AC19, B20, E20, G20, T20, V20, W20, Y20, AB20, A21, B21, E21, F21, G21, T21, U21, V21, W21, Y21, AB21, A22, B22, F22, G22, T22, V22, W22, AA22, AC22, B23, C23, D23, E23, F23, G23, H23, J23, K23, N23, P23, R23, T23, U23, V23, W23, F13, F20, AC31, AC2, AA23, AC23, A24, B24, D24, E24, G24, K24, N24, P24, U24, V24, W24, Y24, AB24, B25, D25, E25, G25, H25, J25, K25, M25, R25, T25, U25, V25, W25, Y25, AB25, A26, B26, C26, D26, E26, F26, G26, H26, J26, K26, L26, M26, N26, P26, R26, T26, V26, Y26, AA26, AB26, AC26, B27, C27, D27, E27, F27, G27, H27, J27, K27, L27, M27, P27, R27, T27, V27, W27, Y27, AA27, AB27, AC27, A28, B28, C28, D28, E28, F28, G28, H28, J28, K28, L28, M28, N28, P28, R28, T28, U28, V28, W28, Y28, AA28, AB28, AC28, B29, C29, D29, E29, F29, G29, K29, L29, M29, R29, T29, U29, V29, W29, Y29, AA29, AB29, AC29, B30, C30, D30, E30, F30, G30, H30, J30, K30, L30, M30, N30, P30, R30, T30, U30, V30, W30, Y30, AA30, AB30, AC30, A31, B31, C31, D31, E31, F31, G31, H31, J31, K31, L31, M31, N31, P31, R31, T31, U31, V31, W31, Y31, AA31, AB31, A32, D32, F32, J32, K32, N32, P32, U32, W32, AB32, AC32			
L10, M10	VSSA	I	Analog Ground. Return pin for VSCLK0_1P0, connect decoupling capacitor between L9, M9, and L10, M10.
L23, M23	VSSA	I	Analog Ground. Return pin for VSCLK1_1P0, connect decoupling capacitor between L23, M23, and L24, M24.
A3	VVC00_1P8	I	1.8 V Supply Voltage. Requires local bypass to ground.
A4	VVC00_1P0	O	1.0 V Internal Supply Node. Bypass this pin with a 4.7 μ F ceramic capacitor.
A30	VVC01_1P8	I	1.8 V Supply Voltage. Requires local bypass to ground.
A29	VVC01_1P0	O	1.0 V Internal Supply Node. Bypass this pin with a 4.7 μ F ceramic capacitor.
A6	VRXLO0_1P0	I	1.0 V Supply Voltage.
A8	VTXLO0_1P0	I	1.0 V Supply Voltage.
A10	VLO0_1P0	I	1.0 V Supply Voltage.
A23	VLO1_1P0	I	1.0 V Supply Voltage.
A25	VTXLO1_1P0	I	1.0 V Supply Voltage.
A27	VRXLO1_1P0	I	1.0 V Supply Voltage.
B1, C1, B32, C32, C8, C9, C24, C25, U16, U17, Y1, AA1, Y32, AA32	DNC	N/A	Do Not Connect.
F8	VANA0_1P8	I	1.8 V Supply Voltage.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 11. Pin Function Descriptions (Continued)

Pin No.	Mnemonic	Type ¹	Description
F9	VBB0_1P0	I	1.0 V Supply Voltage.
U7	VBB1_1P0	I	1.0 V Supply Voltage.
F24	VBB2_1P0	I	1.0 V Supply Voltage.
U26	VBB3_1P0	I	1.0 V Supply Voltage.
U6	VANA1_1P8	I	1.8 V Supply Voltage.
F25	VANA2_1P8	I	1.8 V Supply Voltage.
U27	VANA3_1P8	I	1.8 V Supply Voltage.
D14, D13, D12, D11, C11, C12, C13, C14, D19, D20, D21, D22, C22, C21, C20, C19	GPIO_ANA_0, GPIO_ANA_1, GPIO_ANA_2, GPIO_ANA_3, GPIO_ANA_4, GPIO_ANA_5, GPIO_ANA_6, GPIO_ANA_7, GPIO_ANA_8, GPIO_ANA_9, GPIO_ANA_10, GPIO_ANA_11, GPIO_ANA_12, GPIO_ANA_13, GPIO_ANA_14, GPIO_ANA_15	I/O	General-Purpose Inputs and Outputs Referenced to 1.8 V. If unused, these pins can be connected to VSSA with a 10 kΩ resistor or configured as outputs, driven low, and left disconnected.
E11	VSYN0_1P0	I	1.0 V Supply Voltage.
A14, A15	DEVCLKP, DEVCLKN	I	Device Clock Differential Input.
E22	VSYN1_1P0	I	1.0 V Supply Voltage.
G1, H1	TX1N, TX1P	O	Differential Output for Transmitter Channel 1. Do not connect if unused.
A13	VDEV_1P0	I	1.0 V Supply Voltage.
A20	VSYS_1P8	I	1.8 V Supply Voltage.
G32, H32	TX5P, TX5N	O	Differential Output for Transmitter Channel 5. Do not connect if unused.
H4, J4	RX1P, RX1N	I	Differential Input for Receiver Channel 1. Connect to VSSA if unused.
A18, A19	SYSREFP, SYSREFN	I	LVDS System Reference Clock Inputs for the SERDES Interface.
H29, J29	RX5N, RX5P	I	Differential Input for Receiver Channel 5. Connect to VSSA if unused.
H9	VCONV0_1P0	I	1.0 V Supply Voltage.
J13, K13, N13, M15, M18, J20, K20, N20	TRXA_CTRL, TRXC_CTRL, TRXD_CTRL, TRXB_CTRL, TRXG_CTRL, TRXE_CTRL, TRXF_CTRL, TRXH_CTRL	I	Transceiver Control Pins.
J14, K14, M17, L17, L14, L16, J19, L20, M16, L19, L13, K19, N15, P20, M13, N14, M20, M19, M14, P15, N19, N18, P13, P18	GPIO_0 to GPIO_23	I/O	General-Purpose Digital Inputs and Outputs. See Figure 3 to match the ball location to the GPIO_n signal name. If unused, these pins can be connected to VSSD with a 10 kΩ resistor or configured as outputs, driven low, and left disconnected.
H24	VCONV2_1P0	I	1.0 V Supply Voltage.
J9	VCONV0_1P8	I	1.8 V Supply Voltage.
J24	VCONV2_1P8	I	1.8 V Supply Voltage.
L1, M1	ORX0N, ORX0P	I	Differential Input for Observation Receiver Channel 0.
L8	VORX0_1P8	I	1.8 V Supply Voltage.
L15, L18	ORXA_CTRL, ORXB_CTRL	I	Observation Receiver Control Pins.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**Table 11. Pin Function Descriptions (Continued)**

Pin No.	Mnemonic	Type ¹	Description
H11, J11, K11, L11, M11, N11, P11, H13, H16, J16, K16, H17, J17, K17, H20, H22, J22, K22, L22, M22, N22, P22	VSSD	I	Digital Ground.
H12, J12, K12, L12, M12, N12, P12, H15, J15, K15, H18, J18, K18, H21, J21, K21, L21, M21, N21, P21	VDIG_OP8	I	0.8 V Supply Voltage.
R16	VDIG_SENS_OP8	O	Sense Output for 0.8 V Supply.
N8	VORX1_1P8	I	1.8 V Supply Voltage.
L25	VORX2_1P8	I	1.8 V Supply Voltage.
N25	VORX3_1P8	I	1.8 V Supply Voltage.
L32, M32	ORX1P, ORX1N	I	Differential Input for Observation Receiver Channel 1.
L9, M9	VSCLK0_1P0	I	1.0 V Supply Voltage.
L24, M24	VSCLK1_1P0	I	1.0 V Supply Voltage.
N4, P4	RX2P, RX2N	I	Differential Input for Receiver Channel 2. Connect to VSSA if unused.
N29, P29	RX6N, RX6P	I	Differential Input for Receiver Channel 6. Connect to VSSA if unused.
P8	VORX0_1P0	I	1.0 V Supply Voltage.
P25	VORX1_1P0	I	1.0 V Supply Voltage.
R1, T1	TX2N, TX2P	O	Differential output for transmitter channel 2. Do not connect if unused.
R9	VCONV1_1P8	I	1.8 V Supply Voltage.
R24	VCONV3_1P8	I	1.8 V Supply Voltage.
R32, T32	TX6P, TX6N	O	Differential Output for Transmitter Channel 6. Do not connect if unused.
T9	VCONV1_1P0	I	1.0 V Supply Voltage.
P14	RESETB	I	Active Low Chip Reset.
P19	TEST_EN	I	Test Input Used for JTAG Boundary Scan. Pull high to enable boundary scan, connect to VSSA if unused.
T24	VCONV3_1P0	I	1.0 V Supply Voltage.
R11, R12	SYNCOUT1P, SYNCOUT1N	O	LVDS Sync Signal Output 1. Do not connect if unused.
H19, H14	GPINT0, GPINT1	O	General-Purpose Interrupt Pins.
N16	SPI_CLK	I	SPI Clock.
P16	SPI_DIO	I/O	SPI Data In/Out.
N17	SPI_DO	O	SPI Data Out.
P17	SPI_ENB	I	Active Low SPI Enable.
N6, N27	RBIAS0, RBIAS1	I	Bias Resistor Connection. This pin generates an internal current based on an external 0.1% resistor. Connect a 4.99 kΩ resistor between this pin and the analog ground (VSSA).
R13, R14	SYNCOUT0P, SYNCOUT0N	O	LVDS Sync Signal Output 0. Do not connect if unused.
R15	VIF_1P8	I	1.8 V Supply Voltage.
R17, R18	SYNCIN0N, SYNCIN0P	I	LVDS Sync Signal Input 0. Connect to VSSA if unused.
R19, R20	SYNCIN1N, SYNCIN1P	I	LVDS Sync Signal Input 1. Connect to VSSA if unused.
U22	VCLKSYN_1P0	I	1.0 V Supply Voltage.
U13	VSERVCO_1P0	O	1.0 V Internal Supply Node. Bypass this pin with a 4.7 μF ceramic capacitor.
U14	VSERVCO_1P8	I	1.8 V Supply Voltage.
R21, R22	SYNCIN2N, SYNCIN2P	I	LVDS Sync Signal Input 2. Connect to VSSA if unused.
U19	VCLKVCO_1P0	O	1.0 V Internal Supply Node. Bypass this pin with a 4.7 μF ceramic capacitor.
U20	VCLKVCO_1P8	I	1.8 V Supply Voltage.
U18	VCLKGEN0_1P0	I	1.0 V Supply Voltage.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 11. Pin Function Descriptions (Continued)

Pin No.	Mnemonic	Type ¹	Description
W7	VCLKGEN1_1P0	I	1.0 V Supply Voltage.
W26	VCLKGEN2_1P0	I	1.0 V Supply Voltage.
E1	VTX0_1P8	I	1.8 V Supply Voltage.
V1	VTX1_1P8	I	1.8 V Supply Voltage.
E32	VTX2_1P8	I	1.8 V Supply Voltage.
V32	VTX3_1P8	I	1.8 V Supply Voltage.
Y10, Y11	SERDOUT2P, SERDOUT2N	O	SERDES Differential Output 1. Do not connect if unused.
Y14, Y15	SERDOUT4P, SERDOUT4N	O	SERDES Differential Output 4. Do not connect if unused.
Y18, Y19	SERDIN5N, SERDIN5P	I	SERDES Differential Input 5. Do not connect if unused.
Y22, Y23	SERDIN2P, SERDIN2N	I	SERDES Differential Input 1. Do not connect if unused.
AA8, AA9	SERDOUT0P, SERDOUT0N	O	SERDES Differential Output 0. Do not connect if unused.
AA12, AA13	SERDOUT5P, SERDOUT5N	O	SERDES Differential Output 5. Do not connect if unused.
U11	VSERSYN_1P0	I	1.0 V Supply Voltage.
AA20, AA21	SERDIN4N, SERDIN4P	I	SERDES Differential Input 4. Do not connect if unused.
AA24, AA25	SERDIN0P, SERDIN0N	I	SERDES Differential Input 0. Do not connect if unused.
AB10, AB11	SERDOUT3P, SERDOUT3N	O	SERDES Differential Output 3. Do not connect if unused.
AB14, AB15	SERDOUT6P, SERDOUT6N	O	SERDES Differential Output 6. Do not connect if unused.
AB16, AC16	VSER_1P0	I	1.0 V Supply Voltage.
AB17, AC17	VDES_1P0	I	1.0 V Supply Voltage.
AB18, AB19	SERDIN6N, SERDIN6P	I	SERDES Differential Input 6. Do not connect if unused.
AB22, AB23	SERDIN3P, SERDIN3N	I	SERDES Differential Input 3. Do not connect if unused.
AC8, AC9	SERDOUT1P, SERDOUT1N	O	SERDES Differential Output 2. Do not connect if unused.
AC12, AC13	SERDOUT7P, SERDOUT7N	O	SERDES Differential Output 7. Do not connect if unused.
AC20, AC21	SERDIN7N, SERDIN7P	I	SERDES Differential Input 7. Do not connect if unused.
AC24, AC25	SERDIN1P, SERDIN1N	I	SERDES Differential Input 2. Do not connect if unused.

¹ I is input, O is output, I/O is input/output, and N/A is not applicable.

TYPICAL PERFORMANCE CHARACTERISTICS

850 MHZ BAND

The temperature settings refer to the die temperature. All LO frequencies set to 850 MHz, unless otherwise noted. The observation receiver measurements are taken with 5898.24 MHz sampling frequency, unless otherwise noted. The receiver linearity performance for receiver attenuation settings higher than 20 dB is limited by measurement setup.




Figure 4. Transmitter Noise vs. Transmitter Attenuation Setting, 100 MHz Offset




Figure 6. Transmitter Output Power Spectrum vs. Frequency, Tx0, 5 MHz LTE, 10 MHz Offset, -10 dBFS RMS, 1 MHz Resolution Bandwidth




Figure 5. Transmitter Pass-Band Flatness vs. Baseband Offset Frequency




Figure 7. Transmitter Image Rejection vs. Baseband Offset Frequency, -6 dBFS Continuous Wave Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Adjacent Channel Power vs. Transmitter Attenuation, 90 MHz Offset, 20 MHz LTE, PAR = 12 dB




Figure 9. Adjacent Channel Power vs. Transmitter Attenuation, -10 MHz Offset, 20 MHz LTE, PAR = 12 dB




Figure 10. Transmitter Opposite Side Second Harmonic Distortion (HD2) vs. Transmitter Attenuator Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 11. Transmitter Same Side HD2 vs. Transmitter Attenuator Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 12. Transmitter Opposite Side Third Harmonic Distortion (HD3) vs. Transmitter Attenuator Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 13. Transmitter Same Side HD3 vs. Transmitter Attenuator Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 14. Transmitter Attenuation Step Error vs. Transmitter Attenuator Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 15. Transmitter IM3 Difference, $2f_1 - f_2$ vs. Transmitter Attenuator Setting, -15 dBFS Signal Level Per Tone, $f_1 = 180$ MHz Offset, $f_2 = 185$ MHz Offset




Figure 16. Transmitter IM3 Difference, $2f_2 - f_1$ vs. Transmitter Attenuation Setting, -15 dBFS Signal Level Per Tone, $f_1 = 180$ MHz Offset, $f_2 = 185$ MHz Offset




Figure 17. Transmitter IM3 Sum, $2f_1 + f_2$ vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz




Figure 18. Transmitter IM3 Sum, $2f_2 + f_1$ vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz




Figure 19. Transmitter IM3 Difference, $2f_1 - f_2$ vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 20. Transmitter IM3 Difference, $2f_2 - f_1$ vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz




Figure 21. Transmitter Phase vs. Transmitter Attenuation




Figure 22. Receiver Carrier Rejection vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 23. Receiver Image Rejection vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 24. Receiver Signal Power at SMA Connector vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal (Match Is Not De-Embedded)




Figure 25. Receiver Opposite Side HD2 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 26. Receiver Opposite Side HD3 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 27. Receiver Same Side HD2 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 28. Receiver Same Side HD3 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 29. Receiver Integrated Noise Figure vs. Baseband Offset Frequency, 200 kHz Integration Steps, 983.04 MSPS Sample Rate




Figure 30. Receiver Gain Step Error vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




Figure 31. Receiver Normalized Gain vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 32. Receiver DC Offset vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




Figure 33. Receiver Image vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




Figure 34. Receiver IM2 Difference, $f_1 - f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 192$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 35. Receiver IM2 Difference, $f_1 - f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = 2$ MHz




Figure 36. Receiver IM2 Sum, $f_1 + f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 192$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 37. Receiver IM2 Sum, $f_1 + f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 101$ MHz Offset, $f_2 = 99$ MHz Offset

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 38. Receiver IM2 Sum, $f_1 + f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = 2$ MHz




Figure 41. Receiver IM3 Difference, $2f_1 - f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = 2$ MHz




Figure 39. Receiver IM3 Difference, $2f_1 - f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 101$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 42. Receiver IM3 Difference, $2f_2 - f_1$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = 2$ MHz




Figure 40. Receiver IM3 Difference, $2f_2 - f_1$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 101$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 43. Receiver IM3 Sum Image, $2f_1 + f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 99$ MHz Offset, $f_2 = 2$ MHz Offset

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 44. Receiver IM3 Sum Image, $2f_2 + f_1$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 99$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 47. Receiver Phase vs. Receiver Attenuation




Figure 45. Receiver IM3 Sum Image, $2f_1 + f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = 2$ MHz




Figure 48. Receiver Baseband Flatness vs. Baseband Offset




Figure 46. Receiver IM3 Sum Image, $2f_2 + f_1$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = 2$ MHz




Figure 49. Receiver Error Vector Magnitude vs. Receiver Input Power, 20 MHz LTE Centered Around DC, TDD Mode, AGC Enabled

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 50. LO Phase Noise vs. Frequency Offset, Loop Bandwidth = 60 kHz, Phase Margin = 55°




Figure 51. LO Phase Noise vs. Frequency Offset, Loop Bandwidth = 500 kHz, Phase Margin = 55°




Figure 52. Observation Receiver Baseband Flatness vs. Baseband Offset




Figure 53. Observation Receiver HD2 vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal




Figure 54. Observation Receiver HD3 vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal










Figure 55. Observation Receiver Signal Power at SMA Connector vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal (Match Is Not De-Embedded)

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 62. Observation Receiver HD2 vs. Observation Receiver Attenuation,
80 MHz Offset, -10 dBFS Input Signal




Figure 63. Observation Receiver HD3 vs. Observation Receiver Attenuation,
80 MHz Offset, -10 dBFS Input Signal




Figure 64. Observation Receiver Signal Power at SMA Connector vs.
Observation Receiver Attenuation, 80 MHz Offset, -10 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS

1800 MHZ BAND

The temperature settings refer to the die temperature. All LO frequencies set to 1800 MHz, unless otherwise noted. The observation receiver measurements are taken with a 5898.24 MHz sampling frequency, unless otherwise noted. The receiver linearity performance for the receiver attenuation settings higher than 20 dB is limited by the measurement setup.




Figure 65. Transmitter Noise vs. Transmitter Attenuation, 150 MHz Offset




Figure 68. Transmitter Image Rejection vs. Baseband Offset Frequency, -6 dBFS Continuous Wave Signal




Figure 66. Transmitter Pass-Band Flatness vs. Baseband Offset Frequency




Figure 69. Adjacent Channel Power vs. Transmitter Attenuation, 290 MHz Offset, 20 MHz LTE, PAR = 12 dB




Figure 67. Transmitter Output Power Spectrum, Tx0, 5MHz LTE, 10 MHz Offset, -10 dBFS RMS, 1 MHz Resolution Bandwidth, $T_J = 25^\circ\text{C}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 70. Adjacent Channel Power vs. Transmitter Attenuation, -10 MHz Offset, 20 MHz LTE, $\text{PAR} = 12\text{ dB}$




Figure 71. Transmitter Opposite Side Second Harmonic Distortion (HD2) vs. Transmitter Attenuation Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 72. Transmitter Same Side HD2 vs. Transmitter Attenuation Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 73. Transmitter Opposite Side Third Harmonic Distortion (HD3) vs. Transmitter Attenuator Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 74. Transmitter Same Side HD3 vs. Transmitter Attenuation Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 75. Transmitter Attenuation Step Error vs. Transmitter Attenuation Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 76. Transmitter Third-Order Intermodulation Distortion (IM3), $2f_1 - f_2$ vs. Transmitter Attenuator Setting, -15 dBFS Signal Level Per Tone, $f_1 = 160$ MHz Offset, $f_2 = 165$ MHz Offset




Figure 77. Transmitter IM3, $2f_2 - f_1$ vs. Transmitter Attenuator Setting, -15 dBFS Signal Level Per Tone, $f_1 = 160$ MHz Offset, $f_2 = 165$ MHz Offset




Figure 78. Transmitter IM3, $2f_1 + f_2$ vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz




Figure 79. Transmitter IM3, $2f_2 + f_1$ vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz




Figure 80. Transmitter IM3, $2f_1 - f_2$ vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz




Figure 81. Transmitter IM3, $2f_2 - f_1$ vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 82. Transmitter Phase vs. Transmitter Attenuation




Figure 83. Receiver Carrier Rejection vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 84. Receiver Image Rejection vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 85. Receiver Signal Power at SMA Connector vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal (Match Is Not De-Embedded)




Figure 86. Receiver Opposite Side HD2 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 87. Receiver Opposite Side HD3 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 88. Receiver Same Side HD2 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 91. Receiver Gain Step Error vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




Figure 89. Receiver Same Side HD3 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 92. Receiver Normalized Gain vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




Figure 90. Receiver Integrated Noise Figure vs. Baseband Offset Frequency, 200 kHz Integration Steps, 983.04 MSPS Sample Rate




Figure 93. Receiver DC Offset vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 94. Receiver Image Rejection vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




Figure 95. Receiver IM2 Difference, $f_1 - f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 96. Receiver IM2 Difference, $f_1 - f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level per Tone, $f_2 = f_1 - 2$ MHz




Figure 97. Receiver IM2 Sum, $f_1 + f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 98. Receiver IM2 Sum, $f_1 + f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level per Tone, $f_2 = f_1 - 2$ MHz




Figure 99. Receiver IM3 Difference, $2f_1 - f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 100. Receiver IM3 Difference, $2f_2 - f_1$ vs. Receiver Attenuation, -7 dBFS Signal Level per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 101. Receiver IM3 Difference, $2f_1 - f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level per Tone, $f_2 = f_1 - 2$ MHz




Figure 102. Receiver IM3 Difference, $2f_2 - f_1$ vs. f_1 Frequency Offset, -7 dBFS Signal Level per Tone, $f_2 = f_1 - 2$ MHz




Figure 103. Receiver IM3 Sum Image, $2f_1 + f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 104. Receiver IM3 Sum Image, $2f_2 + f_1$ vs. Receiver Attenuation, -7 dBFS Signal Level per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 105. Receiver IM3 Sum Image, $2f_1 + f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level per Tone, $f_2 = f_1 - 2$ MHz

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 106. Receiver IM3 Sum Image, $2f_2 + f_1$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz




Figure 107. Receiver Phase vs. Receiver Attenuation




Figure 108. Receiver Baseband Flatness vs. Baseband Offset




Figure 109. Receiver Error Vector Magnitude vs. Receiver Input Power, 20 MHz LTE Centered Around DC, TDD Mode, AGC Enabled




Figure 110. LO Phase Noise vs. Frequency Offset, Loop Bandwidth = 60 kHz, Phase Margin = 55°




Figure 111. LO Phase Noise vs. Frequency Offset, Loop Bandwidth = 500 kHz, Phase Margin = 55°

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 112. Observation Receiver Baseband Flatness vs. Baseband Offset




Figure 115. Observation Receiver Signal Power at SMA Connector vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal (Match Is Not De-Embedded)




Figure 113. Observation Receiver HD2 vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal




Figure 116. Observation Receiver IM3 Difference, 2f1 - f2 vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, f1 = 1802 MHz, f2 = 1812 MHz




Figure 114. Observation Receiver HD3 vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal




Figure 117. Observation Receiver IM3 Difference, 2f2 - f1 vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, f1 = 1802 MHz, f2 = 1812 MHz

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 118. Observation Receiver IM3 Difference, $2f_1 - f_2$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level per Tone, $f_1 = 1802$ MHz, $f_2 = 2012$ MHz




Figure 119. Observation Receiver IM3 Difference, $2f_2 - f_1$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level per Tone, $f_1 = 1802$ MHz, $f_2 = 2012$ MHz




Figure 120. Observation Receiver IM3 Difference, $2f_1 - f_2$ vs. f_1 Frequency Offset, -13 dBFS Signal Level per Tone, $f_2 = f_1 - 2$ MHz




Figure 121. Observation Receiver IM3 Difference, $2f_2 - f_1$ vs. f_1 Frequency Offset, -13 dBFS Signal Level per Tone, $f_2 = f_1 - 2$ MHz




Figure 122. Observation Receiver HD2 vs. Observation Receiver Attenuation, 80 MHz Offset, -10 dBFS Input Signal




Figure 123. Observation Receiver HD3 vs. Observation Receiver Attenuation, 80 MHz Offset, -10 dBFS Input Signal


TYPICAL PERFORMANCE CHARACTERISTICS

Figure 124. Observation Receiver Signal Power at SMA Connector vs. Observation Receiver Attenuation, 80 MHz Offset, -10 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS

2600 MHZ BAND

The temperature settings refer to the die temperature. All LO frequencies set to 2600 MHz, unless otherwise noted. The observation receiver measurements are taken with a 5898.24 MHz sampling frequency, unless otherwise noted.




Figure 125. Transmitter Noise vs. Transmitter Attenuation, 150 MHz Offset




Figure 128. Transmitter Image Rejection vs. Baseband Offset Frequency, -6 dBFS Continuous Wave Signal




Figure 126. Transmitter Pass-Band Flatness vs. Baseband Offset Frequency




Figure 129. Adjacent Channel Power vs. Transmitter Attenuation, 290 MHz Offset, 20 MHz LTE, PAR = 12 dB




Figure 127. Transmitter Output Power Spectrum, Tx1, 5MHz LTE, 10 MHz Offset, -10 dBFS RMS, 1 MHz Resolution Bandwidth, $T_J = 25^\circ\text{C}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 130. Adjacent Channel Power vs. Transmitter Attenuation, -10 MHz Offset, 20 MHz LTE, PAR = 12 dB




Figure 131. Transmitter Opposite Side HD2 vs. Transmitter Attenuation Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 132. Transmitter Same Side HD2 vs. Transmitter Attenuation Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 133. Transmitter Opposite Side HD3 vs. Transmitter Attenuation Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 134. Transmitter Same Side HD3 vs. Transmitter Attenuation Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 135. Transmitter Attenuation Step Error vs. Transmitter Attenuation Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 136. Transmitter IM3, 2f1 - f2 vs. Transmitter Attenuator Setting, -15 dBFS Signal Level Per Tone, $f_1 = 160$ MHz Offset, $f_2 = 165$ MHz Offset




Figure 137. Transmitter IM3, 2f2 - f1 vs. Transmitter Attenuator Setting, -15 dBFS Signal Level Per Tone, $f_1 = 160$ MHz Offset, $f_2 = 165$ MHz Offset




Figure 138. Transmitter IM3, 2f1 + f2 vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz




Figure 139. Transmitter IM3, 2f2 + f1 vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz




Figure 140. Transmitter IM3, 2f1 - f2 vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz




Figure 141. Transmitter IM3, 2f2 - f1 vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 142. Transmitter Phase vs. Transmitter Attenuation

082




Figure 145. Receiver Signal Power at SMA Connector vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal (Match Is Not De-Embedded)

085




Figure 143. Receiver Carrier Rejection vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal

083






Figure 146. Receiver Opposite Side HD2 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal

086



084

Figure 144. Receiver Image Rejection vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal



087

Figure 147. Receiver Opposite Side HD3 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 148. Receiver Same Side HD2 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 149. Receiver Same Side HD3 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 150. Receiver Integrated Noise Figure vs. Baseband Offset Frequency, 200 kHz Integration Steps, 983.04 MSPS Sample Rate




Figure 151. Receiver Gain Step Error vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




Figure 152. Receiver Normalized Gain vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




Figure 153. Receiver DC Offset vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 154. Receiver Image Rejection vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




Figure 157. Receiver IM2 Sum, f1 + f2 vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, f1 = 42 MHz Offset, f2 = 2 MHz Offset




Figure 155. Receiver IM2 Difference, f1 - f2 vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, f1 = 42 MHz Offset, f2 = 2 MHz Offset




Figure 158. Receiver IM2 Sum, f1 + f2 vs. f1 Frequency Offset, -7 dBFS Signal Level Per Tone, f2 = f1 - 2 MHz




Figure 156. Receiver IM2 Difference, f1 - f2 vs. f1 Frequency Offset, -7 dBFS Signal Level Per Tone, f2 = f1 - 2 MHz




Figure 159. Receiver IM3 Difference, 2f1 + f2 vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, f2 = f1 - 2 MHz

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 160. Receiver IM3, $2f_1 - f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 163. Receiver IM3 Difference, $2f_2 - f_1$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz




Figure 161. Receiver IM3 Difference, $2f_2 - f_1$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 164. Receiver IM3 Sum, $2f_1 + f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 162. Receiver IM3 Difference, $2f_1 - f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz




Figure 165. Receiver IM3 Sum, $2f_2 + f_1$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 166. Receiver IM3 Sum Image, $2f_1 + f_2$ vs. f1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = f_1 - 2\text{MHz}$




Figure 169. Receiver Baseband Flatness vs. Baseband Offset




Figure 167. Receiver IM3 Sum Image, $2f_2 + f_1$ vs. f1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = f_1 - 2\text{MHz}$




Figure 170. Receiver Error Vector Magnitude vs. Receiver Input Power, 20 MHz LTE Centered Around DC, TDD Mode, AGC Enabled




Figure 168. Receiver Phase vs. Receiver Attenuation




Figure 171. LO Phase Noise vs. Frequency Offset, Loop Bandwidth = 60 kHz, Phase Margin = 55°

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 172. LO Phase Noise vs. Frequency Offset, Loop Bandwidth = 500 kHz, Phase Margin = 55°




Figure 173. Observation Receiver Baseband Flatness vs. Baseband Offset




Figure 174. Observation Receiver HD2 vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal




Figure 175. Observation Receiver HD3 vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal




Figure 176. Observation Receiver Signal Power at SMA Connector vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal (Match Is Not De-Embedded)




Figure 177. Observation Receiver IM3 Difference, 2f1 - f2 vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, f1 = 2602 MHz, f2 = 2612 MHz

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 178. Observation Receiver IM3 Difference, $2f_2 - f_1$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, $f_1 = 2602$ MHz, $f_2 = 2612$ MHz




Figure 179. Observation Receiver IM3 Difference, $2f_1 - f_2$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, $f_1 = 2602$ MHz, $f_2 = 2812$ MHz




Figure 180. Observation Receiver IM3 Difference, $2f_2 - f_1$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, $f_1 = 2602$ MHz, $f_2 = 2812$ MHz




Figure 181. Observation Receiver IM3 Difference, $2f_1 - f_2$ vs. f1 Offset Frequency, -13 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz




Figure 182. Observation Receiver IM3 Difference, $2f_2 - f_1$ vs. f1 Frequency Offset, -13 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz




Figure 183. Observation Receiver HD2 vs. Observation Receiver Attenuation, 80 MHz Offset, -10 dBFS Input Signal


TYPICAL PERFORMANCE CHARACTERISTICS

Figure 184. Observation Receiver HD3 vs. Observation Receiver Attenuation,
80 MHz Offset, -10 dBFS Input Signal




Figure 185. Observation Receiver Signal Power at SMA Connector vs.
Observation Receiver Attenuation, 80 MHz Offset, -10 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS

3500 MHZ BAND

The temperature settings refer to the die temperature. All LO frequencies set to 3500 MHz, unless otherwise noted. The observation receiver measurements are taken with a 5898.24 MHz sampling frequency, unless otherwise noted.




Figure 186. Transmitter Noise vs. Transmitter Attenuation Setting, 150 MHz Offset




Figure 189. Transmitter Image Rejection vs. Baseband Offset Frequency, -6 dBFS Continuous Wave Signal




Figure 187. Transmitter Pass-Band Flatness vs. Baseband Offset Frequency




Figure 190. Adjacent Channel Power vs. Transmitter Attenuation, 290 MHz Offset, 20 MHz LTE, PAR = 12 dB




Figure 188. Transmitter Output Power Spectrum, Tx0, 5MHz LTE, 10 MHz Offset, -10 dBFS RMS, 1 MHz Resolution Bandwidth, $T_J = 25^\circ\text{C}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 191. Adjacent Channel Power vs. Transmitter Attenuation, -10 MHz Offset, 20 MHz LTE, PAR = 12 dB




Figure 194. Transmitter Opposite Side HD3 vs. Transmitter Attenuator Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 192. Transmitter Opposite Side HD2 vs. Transmitter Attenuator Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 195. Transmitter Same Side HD3 vs. Transmitter Attenuator Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 193. Transmitter Same Side HD2 vs. Transmitter Attenuator Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 196. Transmitter Attenuation Step Error vs. Transmitter Attenuator Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 197. Transmitter IM3, 2f1 - f2 vs. Transmitter Attenuator Setting, -15 dBFS Signal Level Per Tone, $f_1 = 160$ MHz Offset, $f_2 = 165$ MHz Offset




Figure 198. Transmitter IM3, 2f2 - f1 vs. Transmitter Attenuator Setting, -15 dBFS Signal Level Per Tone, $f_1 = 160$ MHz Offset, $f_2 = 165$ MHz Offset




Figure 199. Transmitter IM3, 2f1 + f2 vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz




Figure 200. Transmitter IM3, 2f2 + f1 vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz




Figure 201. Transmitter IM3, 2f1 - f2 vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz




Figure 202. Transmitter IM3, 2f2 - f1 vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = f_1 + 5$ MHz

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 203. Transmitter Phase vs. Transmitter Attenuation




Figure 204. Receiver Carrier Rejection vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 205. Receiver Image Rejection vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 206. Receiver Signal Power at SMA Connector vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal (Match Is Not De-Embedded)




Figure 207. Receiver Opposite Side HD2 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 208. Receiver Opposite Side HD3 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 209. Receiver Same Side HD2 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 210. Receiver Same Side HD3 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 211. Receiver Integrated Noise Figure vs. Baseband Offset Frequency, 200 kHz Integration Steps, 983.04 MSPS Sample Rate




Figure 212. Receiver Gain Step Error vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




Figure 213. Receiver Normalized Gain vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




Figure 214. Receiver DC Offset vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 215. Receiver Image Rejection vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




Figure 216. Receiver IM2 Difference, $f_1 - f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 217. Receiver IM2 Difference, $f_1 - f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz




Figure 218. Receiver IM2 Sum, $f_1 + f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 219. Receiver IM2 Sum, $f_1 + f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz Offset




Figure 220. Receiver IM3 Difference, $2f_1 + f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 221. Receiver IM3 Difference, $2f_1 - f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 224. Receiver IM3 Difference, $2f_2 - f_1$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz




Figure 222. Receiver IM3 Difference, $2f_2 - f_1$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 225. Receiver IM3 Sum Image, $2f_1 + f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 223. Receiver IM3 Difference, $2f_1 - f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz




Figure 226. Receiver IM3 Sum Image, $2f_2 + f_1$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 227. Receiver IM3 Sum Image, $2f_1 + f_2$ vs. f1 Frequency Offset, -dBFS Signal Level Per Tone, $f_2 = f_1 - 2\text{MHz}$




Figure 228. Receiver IM3 Sum Image, $2f_2 + f_1$ vs. f1 Frequency Offset, -dBFS Signal Level Per Tone, $f_2 = f_1 - 2\text{MHz}$




Figure 229. Receiver Phase vs. Receiver Attenuation




Figure 230. Receiver Baseband Flatness vs. Baseband Offset




Figure 231. Receiver Error Vector Magnitude vs. Receiver Input Power, 20 MHz LTE Centered Around DC, TDD Mode, AGC Enabled




Figure 232. LO Phase Noise vs. Frequency Offset, Loop Bandwidth = 60 kHz, Phase Margin = 55°

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 233. LO Phase Noise vs. Frequency Offset, Loop Bandwidth = 500 kHz, Phase Margin = 55°

173




Figure 234. Observation Receiver Baseband Flatness vs. Baseband Offset

174




Figure 235. Observation Receiver HD2 vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal

175




Figure 236. Observation Receiver HD3 vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal

176




Figure 237. Observation Receiver Signal Power at SMA Connector vs. Fundamental Baseband Frequency, -10 dBFS Input Signal (Match Is Not De-Embedded)

177




Figure 238. Observation Receiver IM3 Difference, 2f1 - f2 vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, f1 = 3502 MHz, f2 = 3512 MHz

178

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 239. Observation Receiver IM3 Difference, $2f_2 - f_1$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, $f_1 = 3502$ MHz, $f_2 = 3512$ MHz




Figure 240. Observation Receiver IM3 Difference, $2f_1 - f_2$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, $f_1 = 3502$ MHz, $f_2 = 3712$ MHz




Figure 241. Observation Receiver IM3 Difference, $2f_2 - f_1$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, $f_1 = 3502$ MHz, $f_2 = 3712$ MHz




Figure 242. Observation Receiver IM3 Difference, $2f_1 - f_2$ vs. f1 Frequency Offset, -13 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz




Figure 243. Observation Receiver IM3 Difference, $2f_2 - f_1$ vs. f1 Frequency Offset, -13 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz




Figure 244. Observation Receiver HD2 vs. Observation Receiver Attenuation, 80 MHz Offset, -10 dBFS Input Signal


TYPICAL PERFORMANCE CHARACTERISTICS

Figure 245. Observation Receiver HD3 vs. Observation Receiver Attenuation,
80 MHz Offset, -10 dBFS Input Signal




Figure 246. Observation Receiver Signal Power at SMA Connector vs.
Observation Receiver Attenuation, 80 MHz Offset, -10 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS

4500 MHZ BAND

The temperature settings refer to the die temperature. All LO frequencies set to 4500 MHz, unless otherwise noted. The observation receiver measurements are taken with a 5898.24 MHz sampling frequency, unless otherwise noted.




Figure 247. Transmitter Noise vs. Transmitter Attenuation, 150 MHz Offset




Figure 250. Transmitter Image Rejection vs. Baseband Offset Frequency, -6 dBFS Continuous Wave Signal




Figure 248. Transmitter Pass-Band Flatness vs. Baseband Offset Frequency




Figure 251. Adjacent Channel Power vs. Transmitter Attenuation, 290 MHz Offset, 20 MHz LTE, PAR = 12 dB




Figure 249. Transmitter Output Power Spectrum, Tx0, 5MHz LTE, 10 MHz Offset, -10 dBFS RMS, 1 MHz Resolution Bandwidth, $T_J = 25^\circ\text{C}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 252. Adjacent Channel Power vs. Transmitter Attenuation, -10 MHz Offset, 20 MHz LTE, PAR = 12 dB




Figure 253. Transmitter Opposite Side HD2 vs. Transmitter Attenuation Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 254. Transmitter Same Side HD2 vs. Transmitter Attenuation Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 255. Transmitter Opposite Side HD3 vs. Transmitter Attenuation Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 256. Transmitter Same Side HD3 vs. Transmitter Attenuation Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 257. Transmitter Attenuation Step Error vs. Transmitter Attenuation Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 258. Transmitter IM3, 2f1 - f2 vs. Transmitter Attenuator Setting, -15 dBFS Signal Level Per Tone, f1 = 160 MHz Offset, f2 = 165 MHz Offset




Figure 261. Transmitter IM3, 2f2 + f1 vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, f2 = f1 + 5 MHz




Figure 259. Transmitter IM3, 2f2 - f1 vs. Transmitter Attenuator Setting, -15 dBFS Signal Level Per Tone, f1 = 160 MHz Offset, f2 = 165 MHz Offset




Figure 262. Transmitter IM3, 2f1 - f2 vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, f2 = f1 + 5 MHz




Figure 260. Transmitter IM3, 2f1 + f2 vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, f2 = f1 + 5 MHz




Figure 263. Transmitter IM3, 2f2 - f1 vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, f2 = f1 + 5 MHz

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 264. Transmitter Phase vs. Transmitter Attenuation

204




Figure 267. Receiver Signal Power at SMA Connector vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal (Match Is Not De-Embedded)

207




Figure 265. Receiver Carrier Rejection vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal

205






Figure 268. Receiver Opposite Side HD2 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal

208



206

Figure 266. Receiver Image Rejection vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal



209

Figure 269. Receiver Opposite Side HD3 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 270. Receiver Same Side HD2 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 271. Receiver Same Side HD3 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 272. Receiver Integrated Noise Figure vs. Baseband Offset Frequency, 200 kHz Integration Steps, 983.04 MSPS Sample Rate




Figure 273. Receiver Gain Step Error vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




Figure 274. Receiver Normalized Gain vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal






Figure 275. Receiver DC Offset vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS




216

Figure 276. Receiver Image Rejection vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




217

Figure 277. Receiver IM2 Difference, f1 - f2 vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, f1 = 42 MHz Offset, f2 = 2 MHz Offset




218

Figure 278. Receiver IM2 Difference, f1 - f2 vs. f1 Frequency Offset, -7 dBFS Signal Level Per Tone, f2 = f1 - 2 MHz




219

Figure 279. Receiver IM2 Sum, f1 + f2 vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, f1 = 42 MHz Offset, f2 = 2 MHz Offset



220

Figure 280. Receiver IM2 Sum, f1 + f2 vs. f1 Frequency Offset, -7 dBFS Signal Level Per Tone, f1 = 282 MHz Offset, f2 = f1 - 2 MHz Offset



221

Figure 281. Receiver IM3 Difference, 2f1 - f2 vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, f2 = f1 - 2 MHz

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 282. Receiver IM3 Difference, $2f_1 - f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 285. Receiver IM3 Difference, $2f_2 - f_1$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz




Figure 283. Receiver IM3 Difference, $2f_2 - f_1$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 286. Receiver IM3 Sum Image, $2f_1 + f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 284. Receiver IM3 Difference, $2f_1 - f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz






Figure 287. Receiver IM3 Sum Image, $2f_2 + f_1$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 42$ MHz Offset, $f_2 = 2$ MHz Offset

TYPICAL PERFORMANCE CHARACTERISTICS




228

Figure 288. Receiver IM3 Sum Image, $2f_1 + f_2$ vs. f1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = f_1 - 2\text{MHz}$




229

Figure 289. Receiver IM3 Sum Image, $2f_2 + f_1$ vs. f1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = f_1 - 2\text{MHz}$




230

Figure 290. Receiver Phase vs. Receiver Attenuation




231

Figure 291. Receiver Baseband Flatness vs. Baseband Offset



232


Figure 292. Receiver Error Vector Magnitude vs. Receiver Input Power, 20 MHz LTE Centered Around DC, TDD Mode, AGC Enabled



233


Figure 293. LO Phase Noise vs. Frequency Offset, Loop Bandwidth = 60 kHz, Phase Margin = 55°

TYPICAL PERFORMANCE CHARACTERISTICS




234

Figure 294. LO Phase Noise vs. Frequency Offset, Loop Bandwidth = 500 kHz, Phase Margin = 55°




235

Figure 295. Observation Receiver Baseband Flatness vs. Baseband Offset Frequency, -10 dBFS Input Signal




236

Figure 296. Observation Receiver HD2 vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal




237

Figure 297. Observation Receiver HD3 vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal



238

Figure 298. Observation Receiver Signal Power at SMA Connector vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal (Match Is Not De-Embedded)



239

Figure 299. Observation Receiver IM3 Difference, 2f1 - f2 vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, f1 = 3502 MHz, f2 = 3512 MHz

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 300. Observation Receiver IM3 Difference, $2f_2 - f_1$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, $f_1 = 3502$ MHz, $f_2 = 3512$ MHz




Figure 301. Observation Receiver IM3 Difference, $2f_1 - f_2$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, $f_1 = 3502$ MHz, $f_2 = 3712$ MHz




Figure 302. Observation Receiver IM3 Difference, $2f_2 - f_1$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, $f_1 = 3502$ MHz, $f_2 = 3712$ MHz




Figure 303. Observation Receiver IM3 Difference, $2f_1 - f_2$ vs. f1 Frequency Offset, -13 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz




Figure 304. Observation Receiver IM3 Difference, $2f_2 - f_1$ vs. f1 Frequency Offset, -13 dBFS Signal Level Per Tone, $f_2 = f_1 - 2$ MHz




Figure 305. Observation Receiver HD2 vs. Observation Receiver Attenuation, 80 MHz Offset, -10 dBFS Input Signal


TYPICAL PERFORMANCE CHARACTERISTICS

Figure 306. Observation Receiver HD3 vs. Observation Receiver Attenuation,
80 MHz Offset, -10 dBFS Input Signal




Figure 307. Observation Receiver Signal Power at SMA Connector vs.
Observation Receiver Attenuation, 80 MHz Offset, -10 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS

5600 MHZ BAND

The temperature settings refer to the die temperature. All LO frequencies set to 5600 MHz, unless otherwise noted. The observation receiver measurements are taken with 7863.42 MHz sampling frequency, unless otherwise noted.




Figure 308. Transmitter Noise vs. Transmitter Attenuation Setting, 165 MHz Offset




Figure 311. Transmitter Image Rejection vs. Baseband Offset Frequency, -6 dBFS Continuous Wave Signal




Figure 309. Transmitter Pass-Band Flatness vs. Baseband Offset Frequency




Figure 312. Adjacent Channel Power vs. Transmitter Attenuation, 310 MHz Offset, 20 MHz LTE, PAR = 12 dB




Figure 310. Transmitter Output Power Spectrum vs. Frequency, Tx0, 5 MHz LTE, 10 MHz Offset, -10 dBFS RMS, 1 MHz Resolution Bandwidth, $T_j = 25^\circ\text{C}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 313. Adjacent Channel Power vs. Transmitter Attenuation, -10 MHz Offset, 20 MHz LTE, PAR = 12 dB




Figure 314. Transmitter Opposite Side HD2 vs. Transmitter Attenuator Setting, 165 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 315. Transmitter Same Side HD2 vs. Transmitter Attenuator Setting, 165 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 316. Transmitter Opposite Side HD3 vs. Transmitter Attenuator Setting, 110 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 317. Transmitter Same Side HD3 vs. Transmitter Attenuator Setting, 110 MHz Offset, -12 dBFS Continuous Wave Signal




Figure 318. Transmitter Attenuation Step Error vs. Transmitter Attenuator Setting, 30 MHz Offset, -12 dBFS Continuous Wave Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 319. Transmitter IM3 Difference, $2f_1 - f_2$ vs. Transmitter Attenuator Setting, -15 dBFS Signal Level Per Tone, $f_1 = 160$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 320. Transmitter IM3 Difference, $2f_2 - f_1$ vs. Transmitter Attenuator Setting, -15 dBFS Signal Level Per Tone, $f_1 = 320$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 321. Transmitter IM3 Sum, $2f_1 + f_2$ vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = 5$ MHz




Figure 322. Transmitter IM3 Sum, $2f_2 + f_1$ vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = 5$ MHz




Figure 323. Transmitter IM3 Difference, $2f_1 - f_2$ vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = 5$ MHz




Figure 324. Transmitter IM3 Difference, $2f_2 - f_1$ vs. Baseband Tone Swept Across Pass Band, -15 dBFS Signal Level Per Tone, $f_2 = 5$ MHz

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 325. Transmitter Phase vs. Transmitter Attenuation




Figure 326. Receiver Carrier Rejection vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 327. Receiver Image Rejection vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




Figure 328. Receiver Signal Power at SMA Connector vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal (Match Is Not De-Embedded)




Figure 329. Receiver Opposite Side HD2 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal






Figure 330. Receiver Opposite Side HD3 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS




531

Figure 331. Receiver Same Side HD2 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




532

Figure 332. Receiver Same Side HD3 vs. Fundamental Baseband Offset Frequency, -1 dBFS Input Signal




534

Figure 334. Receiver Gain Step Error vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




535

Figure 335. Receiver Normalized Gain vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal



533

Figure 333. Receiver Integrated Noise Figure vs. Baseband Offset Frequency, 200 kHz Integration Steps, 983.04 MSPS Sample Rate



536

Figure 336. Receiver DC Offset vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 337. Receiver Image vs. Receiver Attenuation, 30 MHz Offset, -1 dBFS Input Signal




Figure 340. Receiver IM2 Sum, $f_1 + f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 328$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 338. Receiver IM2 Difference, $f_1 - f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 328$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 341. Receiver IM2, $f_1 + f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = 2$ MHz




Figure 339. Receiver IM2 Difference, $f_1 - f_2$ vs. f_1 Frequency Offset, -7 dBFS Signal Level Per Tone, $f_2 = 2$ MHz




Figure 342. Receiver IM3 Difference, $2f_1 - f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 166$ MHz Offset, $f_2 = 2$ MHz Offset

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 343. Receiver IM3 Difference, $2f_2 - f_1$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 326$ MHz Offset, $f_2 = 328$ MHz Offset




Figure 346. Receiver IM3 Sum Image, $2f_1 + f_2$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 162$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 344. Receiver IM3 Difference, $2f_1 - f_2$ vs. f1 Frequency Offset, $f_2 = 2$ MHz, -7 dBFS Signal Level Per Tone




Figure 347. Receiver IM3 Sum Image, $2f_2 + f_1$ vs. Receiver Attenuation, -7 dBFS Signal Level Per Tone, $f_1 = 312$ MHz Offset, $f_2 = 2$ MHz Offset




Figure 345. Receiver IM3 Difference, $2f_2 - f_1$ vs. f1 Frequency Offset, $f_2 = 2$ MHz, -7 dBFS Signal Level Per Tone




Figure 348. Receiver IM3 Sum Image, $2f_1 + f_2$ vs. f1 Frequency Offset, $f_2 = 2$ MHz, -7 dBFS Signal Level Per Tone

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 349. Receiver IM3 Sum Image, $2f_2 + f_1$ vs. f1 Frequency Offset, $f_2 = 2\text{MHz}$, -7 dBFS Signal Level Per Tone




Figure 350. Receiver Phase vs. Receiver Attenuation




Figure 351. Receiver Baseband Flatness vs. Baseband Offset




Figure 352. Receiver Error Vector Magnitude vs. Receiver Input Power, 20 MHz LTE Centered Around DC, TDD Mode, AGC Enabled




Figure 353. LO Phase Noise vs. Frequency Offset, Loop Bandwidth = 60 kHz, Phase Margin = 55°




Figure 354. LO Phase Noise vs. Frequency Offset, Loop Bandwidth = 500 kHz, Phase Margin = 55°

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 355. Observation Receiver HD2 vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal




Figure 356. Observation Receiver HD3 vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal




Figure 357. Observation Receiver Signal Power at SMA Connector vs. Fundamental Baseband Offset Frequency, -10 dBFS Input Signal (Match Is Not De-Embedded)




Figure 358. Observation Receiver IM3, $2f_1 - f_2$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, $f_1 = 5602$ MHz, $f_2 = 5612$ MHz




Figure 359. Observation Receiver IM3, $2f_2 - f_1$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, $f_1 = 3502$ MHz, $f_2 = 3512$ MHz




Figure 360. Observation Receiver IM3, $2f_1 - f_2$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, $f_1 = 5602$ MHz, $f_2 = 5812$ MHz

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 361. Observation Receiver IM3, $2f_2 - f_1$ vs. Observation Receiver Attenuation, -13 dBFS Signal Level Per Tone, $f_1 = 5602$ MHz, $f_2 = 5812$ MHz




Figure 362. Observation Receiver IM3, $2f_1 - f_2$ vs. f1 Frequency Offset, $f_2 = 2$ MHz, -13 dBFS Signal Level Per Tone




Figure 363. Observation Receiver IM3, $2f_2 - f_1$ vs. f1 Frequency Offset, $f_2 = 2$ MHz, -13 dBFS Signal Level Per Tone




Figure 364. Observation Receiver HD2 vs. Observation Receiver Attenuation, 80 MHz Offset, -10 dBFS Input Signal




Figure 365. Observation Receiver HD3 vs. Observation Receiver Attenuation, 80 MHz Offset, -10 dBFS Input Signal




Figure 366. Observation Receiver Signal Power at SMA Connector vs. Observation Receiver Attenuation, 80 MHz Offset, -10 dBFS Input Signal

TYPICAL PERFORMANCE CHARACTERISTICS

ACROSS LO FREQUENCY

The temperature settings refer to the die temperature. The observation receiver measurements are taken with 5898.24 MHz sampling frequency for less than 5 GHz LO frequency and 7863.42 MHz sampling frequency for a greater than 5 GHz LO frequency.




Figure 367. Transmitter Output Power vs. LO Frequency, 30 MHz Offset, 0 dB RF Attenuation, -6 dBFS Signal Level




Figure 370. Receiver LO Leakage vs. Receiver LO Frequency, Maximum Receiver Gain




Figure 368. Transmitter LO Leakage vs. LO Frequency




Figure 371. Receiver Carrier Rejection vs. LO Frequency




Figure 369. Receiver Integrated Noise Figure vs. LO Frequency, 600 MHz Integration Bandwidth




Figure 372. Receiver Signal Power at SMA Connector vs. LO Frequency

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 373. Observation Receiver Integrated NSD vs. Baseband Frequency,
1800 MHz, 5898.24 MSPS Sample Rate




Figure 374. Transmitter 1 to Transmitter Isolation vs. Transmitter LO Frequency




Figure 375. Transmitter 2 to Transmitter Isolation vs. Transmitter LO Frequency




Figure 376. Transmitter 5 to Transmitter Isolation vs. Transmitter LO Frequency




Figure 377. Transmitter 6 to Transmitter Isolation vs. Transmitter LO Frequency




Figure 378. Transmitter 1 to Receiver Isolation vs. Receiver LO Frequency

TYPICAL PERFORMANCE CHARACTERISTICS






Figure 379. Transmitter 2 to Receiver Isolation vs. Receiver LO Frequency

269




270

Figure 380. Transmitter 5 to Receiver Isolation vs. Receiver LO Frequency




271

Figure 381. Transmitter 6 to Receiver Isolation vs. Receiver LO Frequency




272

Figure 382. Transmitter to Observation Receiver 0 Isolation vs. Observation Receiver LO Frequency



273


Figure 383. Transmitter to Observation Receiver 1 Isolation vs. Observation Receiver LO Frequency



274


Figure 384. Receiver 1 to Receiver Isolation vs. Receiver LO Frequency

TYPICAL PERFORMANCE CHARACTERISTICS




275

Figure 385. Receiver 2 to Receiver Isolation vs. Receiver LO Frequency




278

Figure 388. Observation Receiver to Observation Receiver Isolation vs. Observation Receiver Center Frequency



276

Figure 386. Receiver 5 to Receiver Isolation vs. Receiver LO Frequency



277

Figure 387. Receiver 6 to Receiver Isolation vs. Receiver LO Frequency

THEORY OF OPERATION

GENERAL

The ADRV9044 is a highly integrated RF transceiver capable of configuration for a wide range of applications. The device integrates all the RF, mixed-signal, and digital blocks necessary to provide all transmitter, traffic receiver, and observation receiver functions in a single device. The programmability allows the device to be adapted for use in many 3G/4G/5G cellular standards in TDD modes.

One observation receiver channel monitors the transmitter outputs and provides tracking correction of DC offset, quadrature error, and transmitter LO leakage to maintain a high-performance level under varying temperatures and input signal conditions. The firmware supplied with the device implements all initialization and calibration with no user interaction. Additionally, the device includes test modes, which allow system designers to debug designs during prototyping and to optimize the radio configurations.

The ADRV9044 contains eight high-speed serial interfaces (SERDES) links for the transmit chain and eight high-speed links shared by the receiver and observation receiver chains.

TRANSMITTER

The ADRV9044 transmitter section consists of four identical and independently controlled channels that provide all the digital processing, mixed-signal, and RF blocks necessary to implement a direct conversion system while sharing a common frequency synthesizer. The digital data from the SERDES lanes pass through a digital processing block that includes a series of programmable half-band filters, interpolation stages, and FIR filters, including a programmable FIR filter with variable interpolation rates and up to 24 taps. The output of this digital chain is connected to the digital-to-analog converter (DAC). The DAC sample rate is adjustable for either 2949.12 MHz or 3932.16 MHz. The in-phase (I) and quadrature (Q) channels are identical in each transmitter signal chain.

After conversion to baseband analog signals, the I and Q signals are filtered to remove sampling artifacts and fed to the upconversion mixers. Each transmit chain provides a wide attenuation adjustment range with fine granularity to help the designers to optimize the signal-to-noise ratio (SNR).

RECEIVER

The ADRV9044 provides four independent receiver channels. Each channel contains all the blocks necessary to receive RF signals and convert these signals to digital data usable by a baseband processor. Each channel contains a programmable attenuator stage, followed by matched I and Q mixers that downconvert received signals to baseband for digitization.

Two gain control options are available, as follows:

- ▶ Users can implement their own gain control algorithms using their baseband processor to manage manual gain control mode.
- ▶ Users can use the on-chip AGC system.

The performance is optimized by mapping each gain control setting to specific attenuation levels at each adjustable gain block in the receive signal path. Additionally, each channel contains independent receive signal power measurement capability, DC offset tracking, and all the circuitry necessary for self-calibration.

The receivers include analog-to-digital converters (ADCs) and adjustable sample rates that produce data streams from the received signals. The signals can be conditioned further by a series of decimation filters and a programmable FIR filter with additional decimation settings. The sample rate of each digital filter block is adjustable by changing decimation factors to produce the desired output data rate. All receiver outputs are connected to the SERDES block, where the data is formatted and serialized for transmission to the baseband processor.

OBSERVATION RECEIVER

The ADRV9044 provides one independent observation receiver input. Unlike the receiver channels, the observation receiver channel path implements direct RF sampling. An RF ADC eliminates the need for a LO, which eliminates the spurious often seen with LO coupling. The channel also contains a programmable attenuator stage that provides 16 dB attenuation in the analog domain with roughly 1 dB step size.

REFERENCE CLOCK INPUT

The ADRV9044 requires a differential clock connected to the DEVCLK \pm pins. The frequency of the clock input must be between 61.44 MHz and 491.52 MHz and must have low phase noise because this signal generates the RF LO and internal sampling clocks.

SYNTHESIZERS

The ADRV9044 contains four fractional-N phase locked loops (PLLs) to generate the RF LO for the signal paths and all internal clock sources. This group of PLLs includes two RF PLLs for transmitting and receiving LO generation, a SERDES PLL, and a clock PLL. Each PLL is independently controlled, so no need for external components to set frequencies.

RF Synthesizers

The two RF synthesizers use a fractional-N PLL to generate the RF LO for multiple receiver and transmitter channels. The fractional-N PLL incorporates a four-core internal voltage-controlled oscillator (VCO) and loop filter, which are capable of generating low-phase noise signals with no external components required. The LOs on multiple devices can be phase synchronized to support active antenna systems and beamforming applications.

SERDES Synthesizers

The SERDES synthesizer uses a single core VCO fractional-N PLL to generate the required clock for the SERDES physical layer (PHY) to achieve the desired lane rate.

THEORY OF OPERATION

Clock Synthesizer

The ADRV9044 contains a single-core VCO fractional-N PLL synthesizer that generates all baseband-related clock signals and SERDES clocks. This fractional-N PLL is programmed based on the data rate and sample rate requirements of the system, which typically require the system to operate in integer mode.

SPI INTERFACE

The ADRV9044 uses SPI to communicate with the baseband processor. This interface can be configured as a 4-wire interface with dedicated receive and transmit ports or as a 3-wire interface with a bidirectional data communications port. This bus allows the baseband processor to set all device control parameters using a simple address data serial bus protocol.

Write commands follow a 24-bit format. The first bit sets the bus direction of the bus transfer. The next 15 bits set the address where the data is written. The final eight bits are the data being transferred to the specific register address.

Read commands follow a similar format with the exception that the first 16 bits are transferred on the SPI_DIO pin, and the final eight bits are read from the ADRV9044, either on the SPI_DO pin in 4-wire mode or on the SPI_DIO pin in 3-wire mode.

GPIO_X PINS

The ADRV9044 provides 24 general-purpose input/output signals (GPIOs) referenced to VIF that can be configured for numerous functions. When configured as outputs, certain pins can provide real-time signal information to the baseband processor, which allows the baseband processor to determine the receiver performance. A pointer register selects what information is output to these pins.

The signals used for manual gain mode, calibration flags, state machine status, and various receiver parameters are among the outputs that can be monitored on the GPIO pins. Additionally, certain GPIO pins can be configured as inputs and used for various functions, such as setting the receiver gain in real time.

GPIO_ANA_X

The ADRV9044 contains 16 analog GPIOs ports that can be used to control other analog devices or receive control inputs referenced to the VDDA_1P8 supply.

JTAG BOUNDARY SCAN

The ADRV9044 provides support for a JTAG boundary scan. There are five dual function pins associated with the JTAG interface. These pins listed in [Table 12](#) are used to access the on-chip test access port. To enable the JTAG functionality, set the GPIO_0 pin through the GPIO_2 pins according to [Table 13](#). Pull the TEST_EN pin high to enable the JTAG mode.

Table 12. Dual Function Boundary Scan Test Pins

Mnemonic	JTAG Mnemonic	Description
GPIO_3	A	Test access port reset
GPIO_4	TDO	Test data output
GPIO_5	TDI	Test data input
GPIO_6	TMS	Test access port mode select
GPIO_7	TCK	Test clock

Table 13. JTAG Modes

TEST_EN Pin Level	GPIO[2:0]	Description
0	XXX ¹	No boundary scan
1	000	Boundary scan LVDS mode
1	011	Boundary scan CMOS mode

¹ X means any combination.

DTX

The ADRV9044 supports the discontinuous transmission (DTx) mode, which is a power saving feature. DTx works by monitoring the input data for continuous zeros in the data and ramps down the Tx path where a predefined number of zeros are detected. The DTx mode in ADRV9044 uses the TX slice processor to gate off the clocks from the TX data path and ramps down the TX VGA block to save power, while TX tracking calibrations such as TX QEC and TX LOL are paused. There are three modes supported by the DTX function on the ADRV9044, which are automatic mode, SPI-controlled mode, and PIN-controlled mode.

DIGITAL PREDISTORTION (DPD)

The ADRV9044 provides a fully integrated DPD system that linearizes the output of the transmitter power amplifier by altering the digital waveform to compensate for nonlinearities in the power amplifier response. Both the DPD actuator and coefficient calculation are integrated within the device. This system uses an observation receiver channel to monitor the output of the power amplifier and calculates the appropriate predistortion that must be inserted into the transmitter datapath to linearize the output. The integrated DPD capability allows the system to drive the power amplifier closer to saturation, which enables a higher efficiency power amplifier while maintaining linearity. The DPD can linearize a wide range of power amplifiers with output power ranging from 25 mW to 80 W. The DPD engine is highly configurable and can operate over a range of clock rates, which allows the DPD system to scale, so this system can support different carrier configurations within the transmitter bandwidth.

CREST FACTOR REDUCTION (CFR)

The ADRV9044 includes a low-power CFR feature that enables power amplifiers to operate more efficiently. When non-constant envelope modulation schemes are used, the signal can have a high PAR. The CFR algorithm reduces the PAR, which enables the power amplifier to operate more efficiently while minimizing the impact to signal quality parameters such as EVM and out of band emission levels. The system designers can configure the CFR

THEORY OF OPERATION

algorithm to ensure that these performance parameters are within the system specification limits.

CARRIER DIGITAL UP CONVERSION (CDUC) AND CARRIER DIGITAL DOWN CONVERSION (CDDC)

The ADRV9044 incorporates CDUC and CDDC, which are used to filter and place individual component carriers within the band of interest. The CDDC feature with its eight parallel paths, processes each carrier individually before sending over the serial data interface.

APPLICATIONS INFORMATION

POWER SUPPLY SEQUENCE

The ADRV9044 requires a specific power-up sequence to avoid undesired power-up currents. In the optimal sequence, the VDIG_0P8 supply must come up first. After the VDIG_0P8 source is enabled, the VANA_1P0 supplies must be enabled next, followed by the VANA_1P8 supplies. Note that the VIF_1P8 supply can be enabled at any time without affecting the other circuits in the device. In addition to this sequence, it is also recommended to toggle the

RESETB signal after power has stabilized before initializing the device.

The power-down sequence recommendation is similar to power-up. All supplies must be disabled in reverse order (or all together) before VDIG_0P8 is disabled. If such a sequence is not possible, then all supplies must have their sources disabled simultaneously to ensure no back feeding to circuits that have been powered down.

OUTLINE DIMENSIONS

Package Drawing (Option)	Package Type	Package Description
BP-736-2	BGA_ED	736-Ball Ball Grid Array, Thermally Enhanced

For the latest package outline information and land patterns (footprints), go to [Package Index](#).

Updated: April 28, 2024

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Packing Quantity	Package Option
ADRV9044BBPZ-WB	-40°C to +110°C	BGA THERM ENH W/ HEATSINK		BP-736-2
ADRV9044BBPZ-WB-RL	-40°C to +110°C	BGA THERM ENH W/ HEATSINK	Reel, 300	BP-736-2

¹ Z = RoHS Compliant Part.

EVALUATION BOARDS

Model ¹	Description
ADRV904X-LB/PCBZ	Evaluation Board for Low Band (600 MHz to 2800 MHz) Operation
ADRV904X-MB/PCBZ	Evaluation Board for Middle Band (1800 MHz to 4800 MHz) Operation
ADRV904X-HB/PCBZ	Evaluation Board for High Band (4500 MHz to 6000 MHz) Operation

¹ Z = RoHS Compliant Part.