The RISC-V MCU Assembly Language Manual

Version: 5.08 ©2023 james mealy & Paul Hummel

Table of Contents

Table of Contents	- 2	-
Acknowledgements	- 4	-
The RISC-V Assembler	- 5	-
The RISC-V OTTER Registers	- 6	-
The RISC-V OTTER Memory Map		
The RISC-V OTTER Instruction Set	. 9	-
RISC-V OTTER Assembly Instructions Formats	. 9	-
Instruction Type: R-type	10	-
Instruction Type: I-type	11	-
Instruction Type: S-type	12	-
Instruction Type: B-type	12	-
Instruction Type: U-type	13	-
Instruction Type: J-type	13	-
The RISC-V OTTER ISA Formats and Opcodes		
RISC-V OTTER Assembly Instructions Brief Listing		
RISC-V OTTER Assembly Instruction Overview		
RISC-V OTTER Immediate Value Generation		
Detailed RISC-V OTTER Assembly Instruction Description		
add	19	-
addi	19	-
and2	20	-
andi2	20	-
auipc2	21	_
beq		
begz2		
bge		
bgeu2		
bgez2		
bgt2		
bgtu2		
bgtz		
ble2		
bleu2		
blez2		
blt2	27	-
bltz2	27	-
bltu2	28	-
bne2	29	-
bnez2	29	-
call		
csrc		
csrrs		

CSTTW	31 -
csrw	32 -
j	33 -
jal	33 -
jalr	34 -
jr	34 -
la	35 -
lb	35 -
lbu	36 -
lh	36 -
lhu	37 -
li	37 -
lw	38 -
lui	38 -
mret	39 -
mv	39 -
	40 -
3	40 -
-	40 -
or	41 -
	41 -
	42 -
	42 -
	43 -
=	43 -
2	44 -
	44 -
	45 -
	45 -
	46 -
	46 -
	47 -
	47 -
	48 -
	48 -
	49 -
	49 -
	- 49 -
	- 50 -
	51 -
XOLT	52 - le 53 -

RAT Assembler Manual The RAT Assembler

Acknowledgements

Transitioning to the RISC-V OTTER was initially the work of Joseph Callenes-Sloan. The RISC-V OTTER replaced the RAT MCU, which effectively modernized and removed many constraints from using the RAT MCU to teach a course in computer architecture and assembly language programming. Teaching any course for the first time requires a ton of work, but designing and implementing the course for the first time, which is what Joseph did, requires even more work. Bridget Benson was the first instructor outside of Joseph to use the RISC-V OTTER; Joseph's and Bridget's work has paved the way for other instructors using the RISC-V OTTER.

This document is a result of the focus and dedication of Cal Poly instructors; Cal Poly had no part in the creation of this document.

The RISC-V Assembler

This section is intentionally blank.

The RISC-V OTTER Registers

The RISC-V OTTER has 32, 32-bit registers (x0-31). To enable the assembly code to become more portable and reusable, a common usage is defined for each of the 32 registers. This effort is aided by giving each register an alternate name that assemblers can also understand. This not only makes the code more portable, but also more readable. Table 1 below shows each register along with its corresponding alternate name and usage designation. Table 2 shows the same table but referenced via the alternative register names. Table 3 shows the preferred register usage associated with passing data to and from subroutines.

Register Name	Alternate Name	Usage Description
х0	zero	Hardwired to zero
x1	ra	Return address
x2	sp	Stack pointer
х3	gp	Global pointer
х4	tp	Thread pointer
x5	t0	Temporary / alternate link register
x6-7	t1-2	Temporaries
x8	s0/fp	Saved register / frame pointer
х9	s1	Saved register
x10-11	a0-1	Function arguments / return values
x12-17	a2-7	Function arguments
x18-27	s2-11	Saved register
x28-31	t3-6	Temporaries

Table 1: RISC-V register names and common usage designation.

Alternate Name	Register Name	Usage Description
zero	х0	Hardwired to zero
ra	x 1	Return address
sp	x2	Stack pointer
gp	х3	Global pointer
tp	x4	Thread pointer
t0-6	x5, x6-7, x28-31	Temporaries
s0-11	x8-9, x18-27	Saved register
a0-7	x10-17	Function arguments

Table 2: RISC-V registers grouped by usage.

Register type	Calling Code	Subroutine	(SR)	Comments	
		Can SR change register values?	Should SR save register values?		
Argument (a0-a7)	SR may change regs so calling code must save regs before call if calling code relies on these reg values not changing.	Yes	Not necessary; SR can change when passing data to calling code.	These regs change based on how the calling code and SR pass and/or return data	
Saved (s0-s11)	Calling code relies on SR not permanently changing these regs	No	Must save & restore if SR changes reg values	Save to stack or to unused Temporary registers	
Temporary (t0-t6)	SR may change regs; calling code must save regs if calling code relies on these values not changing.	Yes	No	Working regs for subroutine	

Table 3: Table of Preferred RISC-V Register Usage

The RISC-V OTTER Memory Map

The RISC-V OTTER has a 32-bit address space and can address 4GiB (2^{32} bytes) of data. However, the hardware is limited to 64kb of memory for program code, data, and stack. The RISC-V OTTER is implemented as a Von Neumann architecture, which just means that all the memory shares the same address space. This architecture simplifies the hardware design and allows the programmer to have flexibility of how to best optimize the usage of memory. To give a starting framework that should be adequate for all of programming tasks in this course, the memory in the RISC-V OTTER will be divided as shown below in Figure 1.




Figure 1: RISC-V OTTER Memory Map

The RISC-V OTTER Instruction Set

The RISC-V OTTER instructions are the RV32I instructions from the open RISC-V architecture. The RISC-V OTTER instruction set comprises of two types of instructions: base instructions and pseudoinstructions. The base pseudoinstructions are special cases of the base instructions.

RISC-V OTTER Assembly Instructions Formats

The RISC-V OTTER instruction set has seven types of instruction formats. Most instructions fall into the six standard RISC-V instruction types listed in Table 3, however there is another instruction type that the RISC-V OTTER uses for some interrupt related instructions. Table 3 shows the formats of the six standard RISC-V instruction types; the Detailed RISC-V OTTER Assembly Instruction Description section shows the format of the seventh type (see csrrw, for example).




Table 4: Instruction types and associated instruction formats.

Instruction Type: R-type

Figure 2 shows the R-type instruction format. Table 4 lists the instructions using the R-type format.




Figure 2: R-type instruction format.




Table 5: R-type instructions with opcodes.

Instruction Type: I-type




Figure 3: I-type instruction format.




Table 6: I-type instructions with opcodes.

Instruction Type: S-type

Figure 4 shows the S-type instruction format. Table 6 lists the instructions using the S-type format.




Figure 4: S-type instruction format.




Table 7: S-type instructions with opcodes.

Instruction Type: B-type

Figure 5 shows the B-type instruction format. Table 7 lists the instructions using the B-type format.




Figure 5: B-type instruction format.




Table 8: B-type instructions with opcodes.

Instruction Type: U-type

Figure 6 shows the U-type instruction format. Table 8 lists the instructions using the U-type format.




Figure 6: U-type instruction format.




Table 9: U-type instructions with opcodes.

Instruction Type: J-type

Figure 7 shows the J-type instruction format. Table 9 lists the instructions using the J-type format.



Figure 7: J-type instruction format.




Table 10: J-type instructions with opcodes.

The RISC-V OTTER ISA Formats and Opcodes

31	25	24	20	19	15	14	12	11	7	6	0	
fun	ct7	rsz	2	rs	1	fun	ct3	re	d	opc	ode	R-type
	imm[11:0]		rs	1	fun	ct3	re	d	opc	ode	I-type
imm[11:5]	rsz	2	rs	1	fun	ct3	imm	[4:0]	opc	ode	S-type
imm[12	2,10:5]	rsz	2	rs	1	fun	ct3	imm[4	l:1,11]	opc	ode	B-type
	imm[31:12]							re	d	opc	ode	U-type
	imm[20,10:1,11,19:12]						re	d	opc	ode	J-type	

RISC-V Base Instruction Set

imm[31:12] rd 0110111 LUI imm[31:12] rd 0010111 AUIPC imm[20,10:1,11,19:12] rd 1101111 JAL imm[11:0] rs1 000 rd 1100111 JALR imm[11:0] rs1 000 rd 0000011 LB imm[11:0] rs1 001 rd 0000011 LW imm[11:0] rs1 100 rd 0000011 LBU imm[11:0] rs1 100 rd 0000011 LHU imm[11:0] rs1 101 rd 0010011 ADDI imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 011 rd 0010011 SLTIU imm[11:0] rs1 110 rd 0010011 ORI imm[11:0] rs1 100 rd 0010011 ORI imm[11:0] rs1 100 rd 0010011 ANDI	U U J J I I I I I I I I I I I I I I I I
imm[20,10:1,11,19:12] rd 1101111 JAL imm[11:0] rs1 000 rd 1100111 JALR imm[11:0] rs1 000 rd 0000011 LB imm[11:0] rs1 001 rd 0000011 LH imm[11:0] rs1 100 rd 0000011 LBU imm[11:0] rs1 101 rd 0000011 LHU imm[11:0] rs1 000 rd 0010011 ADDI imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 011 rd 0010011 SLTIU imm[11:0] rs1 110 rd 0010011 ORI imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 110 rd 0010011 ANDI	J I I I I I I I I I I I I I I I I I I I
imm[11:0] rs1 000 rd 1100111 JALR imm[11:0] rs1 000 rd 0000011 LB imm[11:0] rs1 001 rd 0000011 LH imm[11:0] rs1 010 rd 0000011 LW imm[11:0] rs1 100 rd 0000011 LBU imm[11:0] rs1 101 rd 0000011 LHU imm[11:0] rs1 000 rd 0010011 ADDI imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 011 rd 0010011 SLTIU imm[11:0] rs1 110 rd 0010011 ORI imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 111 rd 0010011 ANDI	I I I I I I I I I I I I I I I I I I I
imm[11:0] rs1 000 rd 0000011 LB imm[11:0] rs1 001 rd 0000011 LH imm[11:0] rs1 010 rd 0000011 LW imm[11:0] rs1 100 rd 0000011 LBU imm[11:0] rs1 101 rd 0000011 LHU imm[11:0] rs1 000 rd 0010011 ADDI imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 011 rd 0010011 SLTIU imm[11:0] rs1 110 rd 0010011 ORI imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 111 rd 0010011 ANDI	I I I I I I I I I I I I I I I I I I I
imm[11:0] rs1 001 rd 0000011 LH imm[11:0] rs1 010 rd 0000011 LW imm[11:0] rs1 100 rd 0000011 LBU imm[11:0] rs1 101 rd 0000011 LHU imm[11:0] rs1 000 rd 0010011 ADDI imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 011 rd 0010011 SLTIU imm[11:0] rs1 110 rd 0010011 ORI imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 111 rd 0010011 ANDI	I I I I I I I I I I I I I I I I I I I
imm[11:0] rs1 010 rd 0000011 LW imm[11:0] rs1 100 rd 0000011 LBU imm[11:0] rs1 101 rd 0000011 LHU imm[11:0] rs1 000 rd 0010011 ADDI imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 011 rd 0010011 SLTIU imm[11:0] rs1 110 rd 0010011 ORI imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 111 rd 0010011 ANDI	I I I I I I I I I I I I I I I I I I I
imm[11:0] rs1 100 rd 0000011 LBU imm[11:0] rs1 101 rd 0000011 LHU imm[11:0] rs1 000 rd 0010011 ADDI imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 011 rd 0010011 SLTIU imm[11:0] rs1 110 rd 0010011 ORI imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 111 rd 0010011 ANDI	I I I I I I
imm[11:0] rs1 101 rd 0000011 LHU imm[11:0] rs1 000 rd 0010011 ADDI imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 011 rd 0010011 SLTIU imm[11:0] rs1 110 rd 0010011 ORI imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 111 rd 0010011 ANDI	I I I I I
imm[11:0] rs1 000 rd 0010011 ADDI imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 011 rd 0010011 SLTIU imm[11:0] rs1 110 rd 0010011 ORI imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 111 rd 0010011 ANDI	I I I I
imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 011 rd 0010011 SLTIU imm[11:0] rs1 110 rd 0010011 ORI imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 111 rd 0010011 ANDI	I I I
imm[11:0] rs1 011 rd 0010011 SLTIU imm[11:0] rs1 110 rd 0010011 ORI imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 111 rd 0010011 ANDI	I I I
imm[11:0] rs1 110 rd 0010011 ORI imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 111 rd 0010011 ANDI	I I
imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 111 rd 0010011 ANDI	I
imm[11:0] rs1 111 rd 0010011 ANDI	
	ī
0000000 *imm[4:0] rs1 001 rd 0010011 SLLI	1 1
	I
0000000 *imm[4:0] rs1 101 rd 0010011 SRLI	I
0100000 *imm[4:0] rs1 101 rd 0010011 SRAI	I
imm[12,10:5] rs2 rs1 000 imm[4:1,11] 1100011 BEQ	В
imm[12,10:5] rs2 rs1 001 imm[4:1,11] 1100011 BNE	В
imm[12,10:5] rs2 rs1 100 imm[4:1,11] 1100011 BLT	В
imm[12,10:5] rs2 rs1 101 imm[4:1,11] 1100011 BGE	В
imm[12,10:5] rs2 rs1 110 imm[4:1,11] 1100011 BLTU	В
imm[12,10:5] rs2 rs1 111 imm[4:1,11] 1100011 BGEU	В
imm[11:5] rs2 rs1 000 imm[4:0] 0100011 SB	S
imm[11:5] rs2 rs1 001 imm[4:0] 0100011 SH	S
imm[11:5] rs2 rs1 010 imm[4:0] 0100011 SW	S
0000000 rs2 rs1 000 rd 0110011 ADD	R
0100000 rs2 rs1 000 rd 0110011 SUB	R
0000000 rs2 rs1 001 rd 0110011 SLL	R
0000000 rs2 rs1 010 rd 0110011 SLT	R
0000000 rs2 rs1 011 rd 0110011 SLTU	R
0000000 rs2 rs1 100 rd 0110011 XOR	R
0000000 rs2 rs1 101 rd 0110011 SRL	R
0100000 rs2 rs1 101 rd 0110011 SRA	R
0000000 rs2 rs1 110 rd 0110011 OR	R
0000000 rs2 rs1 111 rd 0110011 AND	R
csr rs1 001 rd 1110011 CSRRW	sys
csr rs1 011 rd 1110011 CSRRC	sys
csr rs1 010 rd 1110011 CSRRS	sys
0011000 01000 0000 000 00000 1110011 MRET	sys

Table 11: Everything you want to know about RISC-V instructions but were afraid to ask.

RISC-V OTTER Assembly Instructions Brief Listing

Progra	m Control				
jal	rd,imm	j	imm		
jalr	rd,rs1,imm	jr	rs		
call	imm				
ret		mret			
beq	rs1,rs2,imm	beqz	rs1,imm		
bne	rs1,rs2,imm	bnez	rs1,imm		
blt	rs1,rs2,imm	blez	rs1,imm	bgt	rs1,rs2,imm
bge	rs1,rs2,imm	bgez	rs1,imm	ble	rs1,rs2,imm
bltu	rs1,rs2,imm	bltz	rs1,imm	bgtu	rs1,rs2,imm
bgeu	rs1,rs2,imm	bgtz	rs1,imm	bleu	rs1,rs2,imm

Load/	Store (& I/O)		
1b	rd,imm(rs1)	sb	rs2,imm(rs1)
lh	rd,imm(rs1)	sh	rs2,imm(rs1)
lw	rd,imm(rs1)	sw	rs2,imm(rs1)
lbu	rd,imm(rs1)		
lhu	rd,imm(rs1)		

Operation	ons				
addi	rd,rs1,imm	add	rd,rs1,rs2		
		sub	rd,rs1,rs2	neg	rd,rs1
xori	rd,rs1,imm	xor	rd,rs1,rs2	not	rd,rsl
ori	rd,rs1,imm	or	rd,rs1,rs2		
andi	rd,rs1,imm	add	rd,rs1,rs2		
slli	rd,rs1,imm	sll	rd, rs1, rs2		
srli	rd,rs1,imm	srl	rd,rs1,rs2	sgtz	rd,rs1
srai	rd,rs1,imm	sra	rd,rs1,rs2	sltz	rd,rs1
slti	rd,rs1,imm	slt	rd,rs1,rs2	snez	rd,rs1
sltiu	rd,rs1,imm	sltu	rd,rs1,rs2	seqz	rd,rs1

Auxillar	y				
csrrc	rd,csr,rs1	auipc	rd,imm	li	rd,imm
csrrs	rd,csr,rs1	lui	rd,imm	la	rd,imm
csrrw	rd,csr,rs1			mv	rd,rs
csrw	rs1,csr			nop	

Table 12: RISC-V OTTER Brief format instruction set listing.

(pseudoinstructions are shaded)

RISC-V OTTER Assembly Instruction Overview

Table 12 lists RISC-V OTTER instructions; shaded instructions are pseudoinstructions

Instru		R instructions; shaded instructions are p Description	RTL	Comment
add	rd,rs1,rs2	addition	X[rd] ← X[rs1] + X[rs2]	
addi	rd,rs1,imm	addition with immediate	$X[rd] \leftarrow X[rs1] + X[rs2]$ $X[rd] \leftarrow X[rs1] + sext(imm)$	+
and	rd,rs1,rs2	bitwise AND	$X[rd] \leftarrow X[rs1] \cdot X[rs1]$	
andi	rd,rs1,imm	Bitwise AND immediate	X[rd] ← X[rs1] · sext(imm)	
auipc	rd,imm	add upper immediate to PC	$X[rd] \leftarrow PC + (sext(imm) << 12)$	
beq	rs1,rs2,imm	branch if equal	$PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] == X[rs2])$	imm ≠ value
beqz	rs1,imm	branch if equal to zero	$PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] == 0)$	imm ≠ value
bge	rs1,rs2,imm	branch if greater than or equal	PC ← PC + sext(imm) if (X[rs1] ≥ _s X[rs2])	imm ≠ value
bgeu	rs1,rs2,imm	branch if greater than or equal unsigned	PC ← PC + sext(imm) if (X[rs1] ≥ _u X[rs2])	imm ≠ value
bgez	rs1,imm	branch if greater than or equal to zero	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] \ge 0)$	imm ≠ value
bgt	rs1,rs2,imm	branch if greater than	PC ← PC + sext(imm) if (X[rs1] > _s X[rs2])	imm ≠ value
bgtu	rs1,rs2,imm	branch if greater than unsigned	PC ← PC + sext(imm) if (X[rs1] > _u X[rs2])	imm ≠ value
bgtz	rs1,rs2,imm	branch if greater than zero	$PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] >_s 0)$	imm ≠ value
ble	rs1,rs2,imm	branch if less than or equal	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] \leq_s X[rs2])$	imm ≠ value
bleu	rs1,rs2,imm	branch if less than or equal (unsigned)	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] \le_u X[rs2])$	imm ≠ value
blez	rs1,rs2,imm	branch if less than or equal zero	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] \leq_s 0)$	imm ≠ value
blt	rs1,rs2,imm	branch if less than	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] <_s X[rs2])$	imm ≠ value
bltz	rs1,imm	branch if less than zero	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] <_s 0)$	imm ≠ value
bltu	rs1,rs2,imm	branch if less than (unsigned)	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] <_u X[rs2])$	imm ≠ value
bne	rs1,rs2,imm	branch if not equal	$PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] \neq X[rs2])$	imm ≠ value
bnez	rs1,imm	branch if not equal to zero	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] \neq 0)$	imm ≠ value
call	label	branch to subroutine	$X[rd] \leftarrow PC + 8$; $PC \leftarrow &symbol$	imm ≠ value
		WARNING: overwrites X6	(rd=X1 if rd omitted)	overwrites X6
csrrc	rd,csr,rs1	control & status reg read and bit clear	$X[rd] \leftarrow CSR[csr]; CSR[csr] \leftarrow CSR[csr] \& \sim rs1$	clears part of reg
csrrs	rd,csr,rs1	control & status reg read and bit set	$X[rd] \leftarrow CSR[csr]; CSR[csr] \leftarrow CSR[csr] \mid rs1$	sets part of reg
csrrw	rd,csr,rs1	control & status register read & write	X[rd] ← CSR[csr]; CSR[csr] ← rs1	writes entire reg
csrw	rs1,csr	control & status register write	CSR[csr] ← rs1	
j	imm	unconditional branch	PC ← PC + sext(imm)	imm ≠ value
jal	rd,imm	unconditional branch with offset	$X[rd] \leftarrow PC + 4$; $PC \leftarrow PC + sext(imm)$	imm ≠ value
jal	imm			rd=X1 if rd omitd
jalr jalr	rd,rs1,imm rs1	unconditional branch with offset & link	$X[rd] \leftarrow PC+4$; $PC \leftarrow (X[rs1] + sext(imm)) \& ~1$	imm ≠ value
jalr	rs1,imm	unconditional pranch with onset & link	$\lambda[id] \leftarrow PC+4, PC \leftarrow (\lambda[iS1] + Sext(iiiiii)) \alpha^{-1}$	rd=X1 if rd omitd
jr	rs1	unconditional branch to register address	PC ← X[rs1]	
la	rd,symbol	load absolute address of symbol	X[rd] ← &symbol	
1b	rd,imm(rs1)	load byte	$X[rd] \leftarrow \text{sext}(M[X[rs1] + \text{sext}(imm)][7:0])$	
1bu	rd,imm(rs1)	load byte unsigned	$X[rd] \leftarrow zext(M[X[rs1] + sext(imm)] [7:0])$	
1h	rd,imm(rs1)	load halfword	$X[rd] \leftarrow sext(M[X[rs1] + sext(imm)][15:0])$	
lhu	rd,imm(rs1)	load halfword unsigned	X[rd] ← zext(M[X[rs1] + sext(imm)] [15:0])	
li	rd,imm	load immediate	X[rd] ← imm	
lw	rd,imm(rs1)	load word into register	X[rd] ← M[X[rs1] + sext(imm)] [31:0]	
lui	rd,imm	load upper immediate	X[rd] ← imm << 12	
mret		machine mode exception return	PC ← CSR[mepc]; CSR[mstatus(mie) ← mstatus(mpie)	
mv	rd,rs1	move	$X[rd] \leftarrow X[rs1]$	
neg	rd,rs2	negate	$X[rd] \leftarrow -X[rs2]$	
nop		no operation	nada (PC ← PC + 4)	
not	rd,rs2	ones complement	$X[rd] \leftarrow \sim X[rs2]$	
or	rd,rs1,rs2	bitwise inclusive OR	$X[rd] \leftarrow X[rs1] \mid X[rs2]$	
ori	rd,rs1,imm	bitwise inclusive OR immediate	$X[rd] \leftarrow X[rs1] \mid sext(imm)$	
ret		return from subroutine	PC ← X1	
sb	rs2,imm(rs1)	store byte in memory	M[X[rs1] + sext(imm)] ← X[rs2][7:0]	
seqz	rd,rs1	set if equal to zero	$X[rd] \leftarrow (X[rs1] == 0)?1:0$	
sgtz	rd,rs2	set if greater than zero	$X[rd] \leftarrow (X[rs2] >_s 0) ? 1 : 0$	
sh	rs2,imm(rs1)	store halfword in memory	M[X[rs1] + sext(imm)] ← X[rs2][15:0]	
sw -11	rs2,imm(rs1)	store word	M[X[rs1] + sext(imm)] ← X[rs2]	
sll	rd,rs1,rs2	logical shift left	$X[rd] \leftarrow X[rs1] << X[rs2][4:0]$	
slli	rd,rs1,imm	logical shift left immediate	$X[rd] \leftarrow X[rs1] << imm[4:0]$	
slt slti	rd,rs1,rs2 rd,rs1,imm	set if less than set if less than immediate	$X[rd] \leftarrow (X[rs1] <_s X[rs2]) ? 1 : 0$	
sltiu	rd,rs1,imm rd,rs1,imm	set if less than immediate unsigned	$X[rd] \leftarrow (X[rs1] <_s sext(imm))?1:0$ $X[rd] \leftarrow (X[rs1] <_u sext(imm))?1:0$	
sltu	rd,rs1,rm rd,rs1,rs2	set if less than immediate unsigned set if less than unsigned	$X[rd] \leftarrow (X[rs1] <_u \text{ sext(imm)}) ? 1 : 0$ $X[rd] \leftarrow (X[rs1] <_u X[rs2]) ? 1 : 0$	
sltz	rd,rs1,rs2	set if less than zero	$X[rd] \leftarrow (X[rs1] <_u X[rs2]) ? 1 : 0$ $X[rd] \leftarrow (X[rs1] <_s 0) ? 1 : 0$	
snez	rd,rs2	set if not equal to zero	$X[rd] \leftarrow (X[rs] <_s 0) ? 1 : 0$ $X[rd] \leftarrow (X[rs2] \neq 0) ? 1 : 0$	
	rd,rs1,rs2	arithmetic shift right	$X[rd] \leftarrow (X[rs2] \neq 0) ? 1 : 0$ $X[rd] \leftarrow X[rs1] >_s X[rs2] [4:0]$	
SIA		arithmetic shift right immediate	$X[rd] \leftarrow X[rs1] >>_s X[rs2] [4.0]$ $X[rd] \leftarrow X[rs1] >>_s imm[4:0]$	
sra srai	rd.rs1.imm		TANGE AND HER SHIPPING	
srai	rd,rs1,imm rd,rs1,rs2			
srai srl	rd,rs1,rs2	logical shift right	$X[rd] \leftarrow X[rs1] >> X[rs2][4:0]$	
srai	rd,rs1,rs2 rd,rs1,imm	logical shift right logical shift right immediate	$X[rd] \leftarrow X[rs1] >> X[rs2][4:0]$ $X[rd] \leftarrow X[rs1] >> imm[4:0]$	
srai srl srli	rd,rs1,rs2 rd,rs1,imm rd,rs1,rs2	logical shift right logical shift right immediate subtract	$X[rd] \leftarrow X[rs1] >> X[rs2][4:0]$ $X[rd] \leftarrow X[rs1] >> imm[4:0]$ $X[rd] \leftarrow X[rs1] - X[rs2]$	
srai srl srli sub	rd,rs1,rs2 rd,rs1,imm	logical shift right logical shift right immediate	$X[rd] \leftarrow X[rs1] >> X[rs2][4:0]$ $X[rd] \leftarrow X[rs1] >> imm[4:0]$	

Table 13: RISC-V OTTER Instructions with RTL description.

RISC-V OTTER Immediate Value Generation

Table 13 lists the immediate value format for the RISC-V OTTER.






Table 14: RISC-V OTTER Immediate values based on instruction formats.


Detailed RISC-V OTTER Assembly Instruction Description


The following section lists each of the RISC-V instructions in a detailed format. The instruction details include the following:


- Instruction mnemonic for instructions and pseudoinstructions
- Short instruction description
- Associated RTL statement(s)
- Detailed instruction format (for ABI instructions only)
- Instruction usage example
- An ever-so-helpful "Also See" listing















Description: The beq instruction can cause the PC to be modified by adding a signed offset to it if the value in the two source registers are equal. If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The imm operand must be a label.



beqz	branch if equal to zero		(pseudoins	struction: beq)
RTL: PC ← PC + sex	t(imm << 1) if (X[rs1] == 0)	Form:	beqz	rs1,imm

Description: The beqz instruction can cause the PC to be modified by adding a signed offset to it if the value in the source register is zero. If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not the source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. beqz is a pseudoinstruction based on the beq instruction, and is equivalent to: "beq rs1,x0,imm". The imm operand must be a label.

		beqz	X10,0ak	#	branch to the instruction at the address associated with the Oak label if the value in
		nop			# X10 equals 0
Usage:		nop		#	X10=0x0000_0000 PC=0x00DF_0000 (before exec)
J		nop		#	
		nop		#	branch taken
	Oak:	nop		#	X10=0x0000_0000 PC=0x00DF_00014 (after exec)

See Also: beq

bge	branch if greater than or equ	ual		
RTL: PC ← PC + sex	$t(imm << 1)$ if $(X[rs1] \ge_s X[rs2])$	Forms:	bge	rs1,rs2,imm

Description: The bge instruction can cause the PC to be modified by adding a signed offset to it if the value in the source registers rs1 is greater than or equal to the value in source register rs2 (both source operands are treated as signed numbers in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The imm operand must be a label.

Format (B-type)	31	imm[12,10:5]	25 24 rs2	-	20 19 15 14 12 11 7 6 0 rs1 1 0 1 imm[4:1,11] 1 1 0 0 0 1 1
		bge	X10,X11,Dog	#	# branch to the instruction at the address
		bgc	AIO, AII, DOG	#	# associated with the Dog label if the value in
				#	# X10 is greater than or equal to the value in X11
		nop		#	# X10=0x0000_FFFFF X11=0x8000_FFF0 (before exec)
Usage:		nop		#	# PC=0x0F00_0C00 (before exec)
•		nop		#	#
		nop		#	# branch taken
	Dog:	nop		#	# X10=0x0000_FFFF X11=0x8000_FFF0 (after exec)
				#	# PC=0x0F00 0C14 (after exec)

bgeu	branch if greater than or equal u	nsigned		
RTL : <i>PC</i> ← <i>PC</i> +	$sext(imm << 1) if (X[rs1] \ge_u X[rs2])$	Forms:	bgeu	rs1,rs2,imm

Description: The bgeu instruction can cause the PC to be modified by adding a signed offset to it if the value in the source registers rs1 is greater than or equal to the value in source register rs2 (both source operands are treated as unsigned numbers). If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The imm operand must be a label.

Instructio Format (B-type)	n	imm[12,10):5]	24	rs2	20	19	rs1	15 14	1	12		m[4:1,1	7	1	1	0 0	0	1	1
		la a. a	V1.0	1/11 F	ال ا	. 1	l1						- la -	ام م	al - a - a					
		bgeu	XIU,	X11,[,09 # #			to the									e i	n		
					#			grea				-							x11	
		nop			#			=0xC0				-				(bef				
Usage:		nop;			#		PC=0	0x0FE	0 050	0			_	-		(bef	ore	exe	ec)	
· J -		nop			#				_											
		nop			#	bra	nch t	taken												
	Dog:	nop			#		X10=	=0xC0	00_FF	FF	Х1	1=0x8	000_	FFF	0	(aft	er	exe	2)	
					#		PC=0	0x0FE	051	4						(aft	er	exe	2)	

bgez	branch if greater than or equa	I to zero	(pseudoins	struction bge)
RTL: $PC \leftarrow PC + sex$	$t(imm << 1)$ if $(X[rs1] \ge_s 0)$	Form:	bgez	rs1,imm

Description: The bgez instruction can cause the PC to be modified by adding a signed offset to it if the value in the source register is greater than or equal to zero (the source operand is treated as signed number in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. bgez is a pseudoinstruction based on the bge instruction and is equivalent to "bge rs1,x0,imm". The imm operand must be a label.

	is greater than or equal to 0 :10=0x0000_0010
	110=0x0000_0010 PC=0x012F_0008 (before exec)
nop # brand	h taken
Pine: nop # 2	110=0x0000_0010 PC=0x012F_001C (after exec)

bgt	branch if greater than		(pseudoir	nstruction blt)
RTL: PC ← PC + sex	t(imm << 1) if (X[rs1] >s X[rs2])	Form:	bgt	rs1,rs2,imm

Description: The bgt instruction can cause the PC to be modified by adding a signed offset to it if the value in source register rs1 is greater than the value in source register rs2 (the source operands are treated as a signed numbers in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The bgt instruction is a pseudoinstruction based on the blt instruction, and is equivalent to:

"blt rs2,rs1,offset". The imm operand must be a label..

```
bat
                           X10,X11,Gum # branch to the instruction at the address
                                        # associated with the Gum label if the value in X10
                    nop
                                           is greater than the value in X11
                                              X10=0x2000 2003 X11=0x2000 0002 (before exec)
                   nop
Usage:
                                              PC=0x0E31 0004
                    nop
                                                                               (before exec)
                   nop
                                        # branch taken
                                              X10=0x2000 2003 X11=0x2000 0002 (after exec)
            Gum:
                   nop
                                              PC=0x0E31 0018
                                                                                (after exec)
```

See Also: blt

bgtu	branch if greater than (unsigne	ed)	(pseudoins	truction bltu)
RTL: PC ← PC + sex	t(imm << 1) if (X[rs1] > _u X[rs2])	Form:	bgtu	rs1,rs2,imm

Description: The bgtu instruction can cause the PC to be modified by adding a signed offset to it if the value in source register rs1 is greater than the value in source register rs2 (both source operands are treated as unsigned numbers). If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The bgtu instruction is a pseudoinstruction based on the bltu instruction and is equivalent to the following: "bltu rs2,rs1,imm". The imm operand must be a label.

```
X10,X11,Red # branch to the instruction at the address
                      bqtu
                                               associated with the Red label if the value in X10
                      nop
                                             # is greater than the value in X11
                                                    X10=0xC000 0002 X11=0xB358 A332 (before exec)
                      nop
Usage:
                                                    PC = 0 \times 0 = 31 \quad 0014
                                                                                        (before exec)
                      nop
                      nop
                                             # branch taken
                                                    X10=0xC000 0002 X11=0xB358 A332 (after exec)
              Red:
                      nop
                                                    PC = 0 \times 0E31 \overline{0}028
                                                                                         (after exec)
```

See Also: bltu

bgtz	branch if greater than zero		(pseudoins	struction blt)
RTL: PC ← PC + sex	t(imm << 1) if (X[rs1] > _s 0)	Form:	bgtz	rs1,rs2,imm

Description: The bgtz instruction can cause the PC to be modified by adding a signed offset to it if the value in the source register is greater than zero (the source operand is treated as a signed number in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not the source register rs1. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The bgtz instruction is a pseudoinstruction based on the blt instruction and is equivalent to "blt x0,rs2,imm". The imm operand must be a label.

		bgtz nop	X10,Hog	<pre># branch to the instruction at the address # associated with the Hog label if the value in # X10 is greater than 0</pre>
Usage:		nop nop		# X10=0x0000_0011 PC=0x0679_000C (before exec) #
		nop		# branch taken
	Hog:	nop		# X10=0x0000_0011 PC=0x0679_0020 (after exec)

See Also: blt, bgtu

ble	branch if less than or equal		(pseudoir	struction bge)
RTL: $PC \leftarrow PC + sex$	$t(imm << 1) \ if (X[rs1] \leq_s X[rs2])$	Form:	ble	rs1,rs2,imm

Description: The ble instruction can cause the PC to be modified by adding a signed offset to it if the value in the source register rs1 is less than or equal to the value in source register rs2 (the source operands are treated as signed numbers in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The ble instruction is a pseudoinstruction based on the bge instruction and is equivalent to "bge rs2,rs1,imm". The imm operand must be a label.

Usage:		nop nop nop	X10,X11,Hot	# # #	branch to the instruction at the add associated with the Hot label if th is less than or equal the value in X10=0xBEE1_0002 X11=0xBEE1_0002 PC=0x0E31_001C branch taken	e value in X10 X11
	Hot:	nop		#	X10=0xBEE1_0002 X11=0xBEE1_0002 PC=0x0E31_0030	(after exec) (after exec)

See Also: bge

bleu	branch if less than or equal (un	branch if less than or equal (unsigned)		struction bgeu)
RTL : <i>PC</i> ← <i>PC</i> + se	ext(imm << 1) if $(X[rs1] \le_u X[rs2])$	Form:	bleu	rs1,rs2,imm

Description: The bleu instruction can cause the PC to be modified by adding a signed offset to it if the value in the source register rs1 is less than or equal to the value in source register rs2 (both source operands are treated as unsigned numbers). If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The ble instruction is a pseudoinstruction based on the bgeu instruction and is equivalent to "bgeu rs2,rs1,imm". The imm operand must be a label.

```
bleu
                             X10,X11,Beg # branch to the instruction at the address
                                           # associated with the Beg label if the value in X10
                                              is less than or equal the value in X11
                     nop
                                               X10=0xFEE1 7439 X11=0xFEE1 743A (before exec)
                    nop
Usage:
                                                 PC = 0 \times 7E34 \ \overline{0}044
                                                                                    (before exec)
                    nop
                    nop
                                           # branch taken
                                                X10=0xFEE1 7439 X11=0xFEE1 743A (after exec)
             Bea:
                    nop
                                                 PC=0x7E34 0058
                                                                                    (after exec)
```

See Also: bgeu

blez	branch if less than or equal ze	ero	(pseudoins	struction bge)
RTL: PC ← PC + sex	$t(imm << 1)$ if $(X[rs1] \leq_s 0)$	Form:	blez	rs1,rs2,imm

Description: The blez instruction can cause the PC to be modified by adding a signed offset to it if the value in the source register is less than or equal to zero (the source operands is treated as signed number in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not the source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The blez pseudo instruction is equivalent to "bge X0,rs2,imm". The imm operand must be a label.

```
blez
                           X10,Nom
                                       # branch to the instruction at the address
                                       # associated with the Nom label if the value in
                                       # X10 is less than or equal to 0
                   nop
Usage:
                   nop
                                       #
                                            X10=0xE000 0010 PC=0x0A34 103C (before exec)
                   nop
                   nop
                                       # branch taken
            Nom:
                   nop
                                            X10=0xE000 0011 PC=0x0A34 0050 (after exec)
```

See Also: bge

blt	branch if less than			
RTL: PC ← PC + sex	t(imm << 1) if (X[rs1] <s th="" x[rs2])<=""><th>Form:</th><th>blt</th><th>rs1,rs2,imm</th></s>	Form:	blt	rs1,rs2,imm

Description: The blt instruction can cause the PC to be modified by adding a signed offset to it if the value in source register rs1 is less than the value in source register rs2 (the source operands are treated as signed numbers in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The imm operand must be a label.

Instruction Format (B-type)	31	imm[12,10:5]	25 24 rs2		20 19	rs1	15 14	0	0	imm[4:1,1	7	0 0 0 1 1
	'II											
		blt	X10,X11,Elm	#	branch	to the	e in	str	uct.	ion at th	e add	ress
				#	assoc	iated v	with	the	e E	lm label .	if th	e value in X10
		nop		#	is le	ss thar	n the	e va	alu	e in X11		
Hoogo		nop		#	X1	0=0xFFF	FF_E	EE7	X1:	l=0xFFFF_	EEE8	(before exec)
Usage:		nop		#	PC	$=0 \times 0 F21$	1 00	00				(before exec)
		nop		#	branch	taken						
	Elm:	nop		#	X1	0=0xFFF	FF E	EE7	X1	L=0xFFFF	EEE8	(after exec)
				#	DC	$=0 \times 0 F21$	1 00	1 /		_		(after exec)

bltz	branch if less than zero		(pseudoins	struction blt)
RTL: PC ← PC + sex	t(imm << 1) if (X[rs1] < _s 0)	Form:	bltz	rs1,imm

Description: The bltz instruction can cause the PC to be modified by adding a signed offset if the value in the source register is less than zero (the source operand is treated as a signed number in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not the source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The bltz instruction is a pseudoinstruction based on the blt instruction and is equivalent to "blt rs1,x0,imm". The imm operand must be a label.

		bltz	X10,Mug		ranch to the instruction associated with the Mug	at the address label if the value in X10
		nop		#	is less than 0	
Jsage:		nop		#	X10=0x8000 0001	(before exec)
Jsage:		nop		#	$PC = 0 \times 0 F21 \ 000C$	(before exec)
		nop		# b	ranch taken	
	Mug:	nop		#	X10=0x8000 0001	(after exec)
				#	PC=0x0F21 0020	(after exec)

bltu	branch if less than (unsigned)			
RTL: PC ← PC + sex	t(imm << 1) if (X[rs1] < _u X[rs2])	Form:	bltu	rs1,rs2,imm

Description: The bltu instruction can cause the PC to be modified by adding a signed offset if the value in source register rs1 is less than the value in source register rs2 (both source operands are treated as unsigned numbers). If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The imm operand must be a label.

Instruction Format (B-type)	31	imm[12,10:5]	25 24 rs2		20 19 15 14 12 11 7 rs1 1 1 0 imm[4:1,11]	0 0 0 1 1							
		bltu	X10,X11,Pig	#	branch to the instruction at the add	ress							
				#	associated with the Pig label if th	e value in							
				#	# X10 is less than the value in X11								
		nop		#	X10=0x8000 FFFF X11=0xE000 FFF0	(before exec)							
Usage:		nop		#	PC=0x0FE3_0700	(before exec)							
Ū		nop		#									
		nop		#	branch taken								
	Pig:	nop		#	X10=0xE000_FFFF X11=0x8000_FFF0	(after exec)							
				#	PC=0x0FE3 0714	(after exec)							

bne	branch if not equal			
RTL : <i>PC</i> ← <i>PC</i> + se	ext(imm << 1) if (X[rs1] ≠ X[rs2])	Form:	bne	rs1,rs2,imm

Description: The **bne** instruction can cause the PC to be modified by adding a signed offset to it if the value in the two source registers are not equal. If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The imm operand must be a label.

Instruction	31		25 24		20 19 15 14 12 11 7 6									0		
Format (B-type)		imm[12,10:5]		rs2		rs1	0 0) 1	im	m[4:1,11	1]	1	1 0	0	0 1	1
		bne	X20,X21,E	oh #	branch	+0 +h0 i	inati	a+	ion a	+ +bc	d	lro.				
		blie	AZU, AZI, E	# do		ated wit								ıe i	.n	
				#	X20 is	not equ	ıal t	o t	he va	lue i	n X2	21				
		nop		#	X20	=0x0000_	FFFF	X	21 = 0x	8000_	FFFF	7	(bef	ore	exe	C)
Usage:		nop		#	PC=	0x0FE3_2	2800						(bef	ore	exe	C)
		nop		#												
		nop		#	branch	taken										
	Bob:	nop		#	X20	$=0 \times 0 0 0 0_{-}$	FFFF	r X	21=0x	8000_	FFFF	7	(aft	er e	xec)
				#	PC=	0x0FE3 2	2814						(aft	er e	xec)

bnez	branch if not equal to zero		(pseudoins	struction bne)
RTL: $PC \leftarrow PC + sext(imm)$ if $(X[rs1] \neq 0)$		Form:	bnez	rs1,imm

Description: The bnez instruction can cause the PC to be modified by adding a signed offset to it if the value in the source register is not equal to zero. If the condition evaluates as true, the branch is taken (the address of the next instruction to be executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not the source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. bnez is a pseudoinstruction based on the bne instruction and is equivalent to: "bne rs1, X0, imm". The imm operand must be a label.

Usage:	Who:	nop nop nop nop nop	X20,Who	# # # #	branch to the instru associated with the X20 is not equal to X20=0x0000_FF3F PC=0x0AA3_3900 branch taken X20=0x0000_FF3F PC=0x0AA3_3914	Junk label if th	e value in	
--------	------	---------------------------------	---------	------------------	--	------------------	------------	--

See Also: bne


call	branch to subroutine		(pseudoins	struction – auipc, jalr)
RTL : <i>X[rd]</i> ← <i>PC</i> + 8,	PC ← &label	Forms:	call	label

Description: The call instruction is a pseudoinstruction used to transfer program control to another location in program memory. The call instruction causes the assembler to issue two ABI instructions: auipc & jalr; these two instructions formulate a 32-bit value that is loaded into the PC (thus forming an absolute address). The destination register rd is overwritten with the return value, which is the address value of the instruction two instruction slots after the call instruction. The call instruction uses X1 as the destination register if a register is not included as an operand in the call instruction. The label operand can't be a number. WARNING: the auipc instruction associated with the call pseudoinstruction overwrites X6 (t1), which can cause hard-to-find errors in your programs.

Usage:		nop nop nop	Sue	<pre># branch to the instruction at the address # associated with the Sue; store return address in X1 # X1=0x0044_2220 PC=0x0FD3_1494 (before exec) # #</pre>
	Sue:	nop		# X1=0x0FD3_149C

csrrc	control & s	status register	read & clear bi	ts		
RTL : <i>X[rd]</i> ←	- CSR[csr]; (CSR[csr] ← CS	SR[csr] & ~rs1	Form:	csrrc	rd,csr,rs1
register as d including: m	esignated by epc (CSR[0x	the set bits in (341]), mtvec (designated CSR rs1. The CSR co CSR[0x305]), and R register rather t	ntains sev d mstatu s	veral special pui s (CSR[0x300]);	rpose registers this instruction allows
Instruction Format	31	25 24 CSr	20 19 rs1	15 14	12 11 7 1 rd	, ₆ 0 1 1 1 1 0 0 1 1
Usage:	csrrc	x10,0x341,x	# x10=0x0000 # CSR[0x341]	=0xFFFF_I		(before exec)
See Also: mr	et, csrrs, csri	·w	# x10=0xFFFF # CSR[0x341]		x15=0x0000_4000 BFFF	(after exec) (after exec)

csrrs	control &	status register re	ad & set bits			
RTL: X[rd] ←	- CSR[csr];	CSR[csr] ← CSR[c	csr] rs1	Form:	csrrs	rd,csr,rs1
as designate (CSR[0x341]	ed by the set]), mtvec (C	bits in rs1. The CS	SR contains se nstatus (CSR[everal spe 0x300]);	ecial purpose req this instruction a	its in the CSR register gisters including: mepc llows for the setting
Instruction Format	31	25 24 CSF	20 19 rs1	15 14 0 1	12 11 rd	7 6 0
Usage:	csrrs	x10,0x341,x15	# CSR[0x341]	0xfffff_(0000	x15=0x0000_8000	(before exec)
See Also: mr	et, csrrc, csr	rw				



csrw	control & stat	us register v	vrite	Pseudoinstrution (csrrw)					
RTL : $X[rd] \leftarrow CSR[csr]$; (CSR[csr] ← rs1		Form:	csrw	rs1, csr				
Description: This instruction is the address of one of the and is equivalent to: "csr	ne CSR register	s. csrw is a							
Usage:	CSTW	x15,mtvec	# x15=0x00FF_I # CSR[mtvec]=(# x15=0x00FF_I	0x0000_AAAA EE00	(after exec)				
See Also: mret, csrrw			# CSR[mtvec]=(0x00FF_EE00	(after exec)				

j	unconditional branch		(pseud	doinstruction jal)
RTL: PC ← PC + sex	t(imm)	Form:	j	imm
Description, The Lie	a pagudainatruation based on the	1 inatru	otion Th	ha - instruction is an

Description: The j is a pseudoinstruction based on the jal instruction. The j instruction is an unconditional branch instruction that modifies the PC by adding the current PC value to a sign-extended version of the immediate value, which transfers program execution to the address of an instruction that is not the "next" instruction. This j instruction is equivalent to "jal x0,imm". The immed value must be a label.

		j Bug nop		<pre># unconditional branch to the instruction at the address # adjusted by the immediate value</pre>									
Usage:		nop	#	PC=0x001F_0500	(before exec)								
		nop	#										
	Bug:	nop	#	PC=0x001F_0510	(after exec)								

See Also: jal, jalr, jr

```
jalunconditional branch with offset & linkRTL: X[rd] \leftarrow PC + 4; PC \leftarrow PC + sext(imm << 1)Form:jal rd, imm imm
```

Description: The jal instruction is an unconditional branch instruction that modifies the PC by adding an immediate value to it, which transfers program execution to the address of an instruction that is not the "next" instruction. The jal instruction "links" by saving the address of the instruction after jal ("next" instruction) to the destination rd. The instruction then sign extends the 20-bit immediate value, adds it to the current PC, and then loads the result into the PC. The jal instruction is a PC-relative unconditional branch; the resulting PC value can increase or decrease based on the sign of the immediate value. If the destination operand rd is omitted from the jal instruction, the assembler will use X1 as the destination register. The immediate operand must be a label.

nstruction	31		25 24	20	19	15 14	12	11		7	6					
Format (J-type)			imi	m[20,10:1,11	,19:12]				rd		1	1	0	1	1	1
		jal	X8,Emu		anch to the								255	3.0	f	
					ext instr			Lab	CI, P	Tacc	a	auı	CDL	, 0	L	
llaana.		nop		#	X8=0xE0	0 FFFF			(b	efor	e e	exe	C)			
Usage:		nop		#	PC=0x001	0500			(b	efor	e e	exe	C)			
		nop		#		_										
	Emu:	nop		#	X8=0x00I	EF 0504			(af	ter	exe	ec)				
				#	PC=0x001	F 0510			(a	fter	6	xec)			

jalr	unconditional branch & link			
RTL : <i>X[rd]</i> ← <i>PC</i> +4;	$PC \leftarrow (X[rs1] + sext(imm))$	Forms:	jalr jalr jalr jalr	rd,rs1,imm rd,imm(rs1) rs1 rs1,imm

Description: The jalr instruction is an unconditional branch instruction that modifies the PC by overwriting it with a summation of the source register value and an immediate value, which transfers program execution to the address of an instruction that is not the "next" instruction. The jalr instruction "links" by saving the address of the instruction after <code>jalr</code> to the destination rd. The instruction sign extends the 12-bit immediate value and adds it to the value in the source register; the resulting value is loaded into the PC. Care should be taken to ensure the resulting value falls on a word boundary. If the destination operand rd is omitted, the jalr instruction assumes the destination operand to be X1. When <code>jalr</code> is used to transfer program control from subroutines back to calling code, X0 is used for the destination register. The immediate value cannot be a label.

Instruction Format (I-type)	31	25 24 imm[11:0]	, , 20	19 rs1	15 14	0 0	2 11 .	rd	7 6	1	0 0	1 1	1
Usage:	jalr	X4,X1,12	# ju # #	x1=0x000 PC=0x000	45_FF00) X4			4 (k		e exe	ec)	lue
			#	X1=0x00 PC=0x00			=0x00E	4_052		after after			

jr	unconditional branch to register address			(pseudoinstruction jalr)	
RTL : <i>PC</i> ← <i>X[rs1]</i>	Form:	jr jr	rs1 rs1,imm		

Description: The jr is a pseudoinstruction based on the jalr instruction. The jr instruction is an unconditional branch instruction that modifies the PC by overwriting it with the value in the source register, which transfers program execution to the address of an instruction that is not the "next" instruction in program memory. This jr instruction is equivalent to "jalr x0,0 (rs1)". The imm operand can't be a label. VENUS does not support "jr rs1,imm" version.

See Also: jalr, jal

(after exec)


la	load absolute address of symbol		(pseudoinstruction — auipc & addi)	
RTL: X[rd] ← &symbol		Form:	la	rd,symbol

Description: The la instruction is a pseudoinstruction which causes the assembler to issue two ABI instructions: auipc & addi. The auipc instructions loads the upper 20 bits of the address associated with the label into the destination register rd (the 12 LSBs are zeroed); the addi instruction loads the 12 lower bits of the label by adding the immediate value of the addi instruction to the destination register rd, which contains the upper 20-bits set by the auipc instruction. The assembler takes care of the lower-level address formatting details.


Usage:		la nop nop	x10,Ear:	<pre># load the address ass: # the destination reg: # X10=0x0044_2330 # X10=0x00D3_1494 #</pre>	ociated with the Ear label into ister at the address (before exec) (after exec)		
	Ear:	nop		# Instr Addr associated with Ear = 0x00D3_1494			

See Also: lw, sw

See Also: lhw, lw




 $M[0 \times 0010 \text{ FB} 01] = 0 \times \text{F3}$




lh		load halfword				
RTL: X[rd] ←	sext(M	[X[rs1] + sext(imn	n)] [15:0])	Form:	lh	rd,imm(rs1)
a specified re extending the	egister. T e 12-bit ir	he 1h instruction nmediate value a	forms the addres nd adding it to the	s of the da e value sp	ata to be lo ecified in s	two bytes) from memory into baded from memory by sign- source register rs1. The estination register rd.
Instruction Format (I-type)	31	25 24 imm[11:0]	20 19 rs1	15 14	0 1 1	rd 0 0 0 0 0 1 1
Usage:	1	h X10,4(X12)	# immediate v # X12=0x02 # X10=0x01 # M[0x021E # X12=0x02 # X10=0xFE	value and 21F_FB05 DE2_75AA 'FB09]=0x	source re	address specified by the gister (X20) (before exec) (before exec) (before exec) (after exec) (after exec) (after exec)
See Also: 1hu	ı, lb, l	w				

RTL: X[rd] ←			unsigned					
,.[.,.]	M[X[rs1] + sext(imm)] [1	5:0]	Form:	lhu	rd,imm(rs1)		
Description: The 1hu is a memory access instruction that loads a halfword (two bytes) from memory into a specified register. The 1hu instruction forms the address of the data to be loaded from memory by sign-extending the 12-bit immediate value and adding it to the value specified in source register rs1. The halfword read from memory is zero-extended before being loaded into the destination register rd.								
Instruction Format (I-type)	31	25 24 imm[11:0]	20 19 rs1	15 14	12 11 0 1 rd	0 0 0 0 0 1	<u> </u>	
Usage:	11	nu X10,4(X12)	# immediate v # X12=0x02 # X10=0x0I # M[0x021I	value and 21F_FB00 DE2_75AA P_FB04]=0x	source regi	(before exec) (before exec) (before exec)		
			# X12=0x00 # X10=0x00 # M[0x0010	_	DEAD	(after exec) (after exec) (after exec)		

li		load immediate			(pseudoinstruction – addi)		
RTL: X[rd] ← ii	mm	Form:			li	rd,imm	
	The 1 i ir	struction wr	ites an immediate va	lue to the o	destinatio	on register rd. This is an	
Description: T pseudoinstructi value can be re	ion and i	s equivalent ed with the	to the following instr	ruction: "ac I in the add	ldi rd,: li instruct	on register rd. This is an x0, imm" if the immediate ion, or a combination of two immediate value.	






mret	r	machine m	node exception retu	rn	
RTL: PC] ←	RTL: PC] ← CSR[mepc]				mret
PC. The mep	c register i resent the	is one of the address of	e CSR registers. The	mepc regi	oading the CSR[mepc] register into the ster is loaded as part of the interrupt been executed had the MCU not
Instruction Format	0 0 1	1 0 0 0	24 20 19 0 0 0 1 0 0 0 0	15 14	12 11 7 6 0 0 0 0 0 0 1 1 1 1 0 0 1 1 1
Usage:	mre	et	# copy csr[mepc] i: # CSR[mepc]=0x4678 # PC = 0x2020_3030 # PC = 0x4678_0000	_0000 (before e	


mv	1	move			(pseud	oinstruction –	addi)
RTL : <i>X[rd]</i> ←	X[rs1]			Form:	mv	rd,rs1	
contents of the	e source i	register rs1 into	uction based on the the destination reserving to the destination reserving to the	egister rd.	The cont	tents of the so	•
Usage:	mv	X10,X11		n register 7_3B0D X1	x10 1=0345_6	register X11 i 568A (before 568A (after	e exec)
See Also: addi	Ĺ						

neg		negate			(pseudoi	nstruction –	sub)
RTL: X[rd] ←	– - X[rs2]			Form:	neg	rd,rs2	
register rs2	and places	•	struction that perfor ne destination regis , x0 , rs2".		•		
Usage:	ne	eg X12,X13	# perform 2's co # register X13 # # X12=0x021F_3F # X12=0xFFFF_FF	and copy 300 X13=0	result to	destination (before ex	register X12 ec)
See Also: su	b, not						


nop	no op	eration		(pseudoinstruction - ad	ldi)
RTL: nada (P	C ← PC + 4)		Form:	nop	
		eudoinstruction that effect nstruction is equivalent to			cing the PC by x0,x0,0".

not	C	ones comple	ement		(pseudo	instruction – xo	ri)
RTL: X[rd] ←	~X[rs2]			Form:	not	rd,rs2	
•	source re	gister rs2 an	struction that perfor d places the result i ion: "xori r		ination re	, ,,	,
Usage:	not	X14,X15	# # X14=0x021F_3B0	and copies	s result t	lue in the source to destination in the following the foll	register X14
See Also: xor	i, neg						





ret	return	from subroutine		(pseudoin	nstruction jalr)
RTL : <i>PC</i> ← <i>X</i> [1]	1		Form:	ret	
subroutine back the return addre	the calling cooss has been s		the caller hich by co	r). The ret onvention is	
Usage:	ret	# return from subr # X1=0x0236_FE30 # X1=0x0236_FE30	PC=0x032		(before exec) (after exec)
See Also: jalr					



seqz	Set if equal to zero		(pseudoinst	truction sltiu)
RTL: $X[rd] \leftarrow (X[rs1]$	== 0)?1:0	Form:	seqz	rd,rs1


Description: The seqz instruction compares the value in the source register rs1 to 0; if the value in rs1 equals 0, the destination register rd is set to 1; otherwise the destination register is set to 0. The seqz instruction treats the source operand as a signed numbers in two's complement format. The seqz instruction does not change the source operand. The seqz instruction is a pseudoinstruction based on the sltiu instruction and is equivalent to: "sltiu rd,rs1,1"


sgtz	Set if greater than zero		(pseudoinst	truction s1t)
RTL: $X[rd] \leftarrow (X[rs2])$	>s 0)?1:0	Form:	sgtz	rd,rs2


Description: The seqz instruction compares the value in the source register rs1 to 0; if the value in rs1 equals 0, the destination register rd is set to 1; otherwise the destination register is set to 0. The seqz instruction treats the source operand as a signed numbers in two's complement format. The seqz instruction does not change the source operand. The seqz instruction is a pseudoinstruction based on the sltiu instruction and is equivalent to: "slt rd, x0, rs2"


Usage: # if the value in X12 is greater than 0, then 1 # is written to X10; otherwise 0 is written to X10. # X10=0x1812_DD74 X12=0x8000_0001 (before exec) # X10=0x0000_0000 X12=0x8000_0001 (after exec)


See Also: slt, sltiu





















See Also: snez, slt, sltu


sltz	3	Set if less than zero			(pseudoinstruction slt)		
RTL : <i>X[rd]</i> ←	(X[rs1] <	<s 0)?1:0="" form:<="" th=""><th>sltz</th><th>r</th><th>d,rs1</th></s>			sltz	r	d,rs1
source registe	r is less tl ated as a	han zero; oth signed binar	uction writes a 1 to the erwise a 0 is written y number in two's control x0" The s1tz pseu	to the desomplemen	stination req t format. Th	gister re ne s1t :	d. The source z pseudo instruction
Usage:	sltz	x11,x15	# if the value ir # 1 is loaded to # # X11=0x1845_ED74 # X11=0x0000_0001	x11; oth x15=0x8	erwise 0 i	s loade	ed to X11 re exec) r exec)


SnezSet if not equal to zero(pseudoinstruction -- sltu)RTL: $X[rd] \leftarrow (X[rs2] \neq 0)$? 1 : 0Form: snez rd,rs2


Description: The <code>snez</code> pseudoinstruction writes a 1 to the destination register rd if the value in the source register is not equal to zero; otherwise a 0 is written to the destination register rd. The <code>snez</code> pseudoinstruction works with both signed and unsigned values. The <code>snez</code> pseudo instruction is equivalent to "<code>sltu</code> <code>rd,X0,rs2</code>" The <code>snez</code> pseudoinstruction does not change the source operand.


See Also: sltz, sltu














xori	bitwise exclusive OR			
RTL: X[rd] ←	X[rs1] ^ sext(imm)	Form:	xor	rd,rs1,imm
Description: The xori instruction performs a bitwise inclusive OR between the value in the source register rs1 and the immediate value. The 12-bit immediate value is sign extended to 32 bits before the being exclusive ORed with the value in the source register. The result of the XOR operation is stored in the destination register rd. The xori instruction does not change the value in the source register unless it is also specified as the destination register.				
Instruction Format (I-type)	31 25 24 imm[11:0]	20 19 rs1	15 14 12 1	1 7 6 0 1 0 0 1 1
Usage:		-	tores result K15=0x1111_3E	,
See Also:				

RISC-V OTTER Assembly Language Style File

Figure 8 shows an example assembly language program highlighting respectable OTTER assembly language source code appearance.

```
# Programmer: Paul Hummel
# Date: 01-27-22
# This program uses a simple ISR to count the number of interrupts
# The ISR sets a flag that is checked in an infinite loop in main
# When the flag is set, the updated count is output to the 7 Seg,
# interrupts are re-enabled, and the interrupt flag is reset
.eqv SSEG, 0x11000040
INIT: li s1, SSEG
                             #store port address in register
      la t0, ISR
      csrrw x0, mtvec, t0  #setup ISR address
     li t1, 0x80
                            #MIE bit in CSR[mstatus]
                             #MPIE bit in CSR[mstatus]
      csrrs x0, mstatus, t0 #enable interrupts
     addi t0, x0, 0 #clear inter addi s0, x0, 0 #clear inter sw s0, 0(s1) #clear SSEG
                            #clear interrupt flag
                            #clear interrupt count
LOOP: beg t0, x0, LOOP
                             #check for interrupt flag
      sw s0, 0(s1)
                           #update SSEG with new count
      csrrs x0, mstatus, t0 #re-enable interrupts
      addi t0, x0, 0 #clear interrupt flag
           TOOP
ISR: addi t0, x0, 1
addi s0, s0, 1
                             #set interrupt flag
                             #count interrupts
      csrrc x0, mstatus, t1 #clear MPIE to disable interrupts on return
                             #return from ISR
```

Figure 8: Example RISC-V OTTER assembly language code showing required coding style.