
# **CPE 233 HW 6**

### Wyatt Tack

1. Behavior Description: The Control Unit Decoder and Control Unit FSM (finite state machine) act in a pair as the main conductor of the whole MCU, with the Decoder determining all of the asynchronous multiplexor switches, selecting which data goes to where, while the FSM controls the synchronous switches for the read/write enables on the data-storing parts of the microprocessor. The decoder is a combinational circuit that takes in the op-code and function code of the machine code stored in the program memory, and uses that to determine the flow of data throughout. The FSM uses a clock to schedule the circuit, to determine weather the memory module should take in a program address, or spit out a machine code, or for a few cases spit out data stored in the memory.

Overall is the OTTER MCU, which stores machine code written using the assembler's manual for the Risc-V ISA. The otter uses a counter to address the program memory, and count up for each address, pointing to another instruction of machine code, going line by line, or for certain cases moving around the program. The memory spews out the machine code which is acted on by a series of combinational circuitry, and the next 'Fetching' of the machine code takes place, until the reset switch is hit and the program is started over.

2. Structural Design for whole OTTER:



3. Synthesis Warnings Listing:



### 4. Verification:

a. Assembly instructions:

```
main: lui x5, 0xAA055
addi x8, x5, 0x765
slli x10, x8, 3
slt x12, x5, x8
xor x13, x8, x10
beq x0, x0, main
```

### Simulation:



## 5. System Verilog Source Code:

### For Control Unit Decoder:

```
Create Date: 02/01/2024
Design Name: Control Unit Decoder
Project Name: OTTER MU!
Target Devices: Basys 3 Board
Description: Sends non timing dependent selection signals
for data manipulation in otter MCU
output logic [2:0] src8_SEL,
output logic [2:0] prc8_SEL,
output logic [2:0] prc_SEL,
output logic [1:0] RF_SEL

alway comb begin

src8_SEL = 0;
prc_SEL = 0;
prc
                                                                                end
7'b1100011: //All B-Type Instructions (include conditions)
begin
case(ir[14:13])
                                                          7'bil00011: //All B-Type Instructions (include condition begin case (ir[14:13]) 2'b00: //equal begin PC_SEL = (1'b0, (ir[12]^br_eq),1'b0); end 2'bil0: //less than begin end 2'bil0: //less than begin end 2'bil1: //less than unsigned begin PC_SEL = (1'b0, (ir[12]^br_lt),1'b0); end default: begin PC_SEL = 0; end endosse end default: begin PC_SEL = 0; end endosse endosse endosse end endosse endo
                          end
endmodule
```

### For Control Unit FSM:

```
Create Date: U2/U1/ZU24
Design Name: Control Unit FSM
Project Name: OTTER MCU
Target Devices: Basys 3 Board
Description: Sends selection signals for timing specific operations in memory of OTTER MCU
 module CU_FSM(
input RST, clk,
//input INTR,
input [31:0] ir,
output logic PC WE, RF WE, memWE2, memRDEN1, memRDEN2, reset
//output logic csr_WE, int_taken, mret_exec
);
);
typedef enum {ST_INIT, ST_FETCH, ST_EXEC, ST_WRITE} state_type;
state_type NS, PS;
always_ffe(posedge clk) begin //state register
if(RST == 1) PS<=ST_INIT;
else PS<=NS;
end
always comb begin //.

PC_WE = 0;

RF_WE = 0;

RF_WE = 0;

memMDEN1 = 0;

memRDEN2 = 0;

reset = 0;

// csr WE = 0;

// int taken = 0;

// mret exec = 0;

case(PS)

ST_INIT: begin

reset = 1'b1;

NS = ST_FETCH;

end

ST_FETCH: begin

memRDEN1 = 1'b1;

NS = ST_EXEC;

end
 always_comb begin //input/output logic
         end
ST EXEC: begin
NS = ST FETCH;
case (ir(6:01) //op-code:
7'b0110011: //All R-Type
begin
PC WE = 1;
RF WE = 1;
end
7'b0010011: //lst set of
                    rd
7'b0010011: //lst set of I-Type Instructions
                  7'b0010011: //Ist set 0. 1 1/pr
begin

RF_WE = 1;
end
7'b0000011: //2nd set of I-Type Instructions
                  /*DOUDOUL: //znd set of I-Type Instructions
begin
   NS = ST WRITE;
   memRDEN2 = 1;
end
7'bl100111: //Last set of I-Type (for jalr)
                 begin

PC_WE = 1;

RF_WE = 1;
                   end
7'b0100011: //All S-Type Instructions
                  begin
PC WE = 1;
memWE2 = 1;
                   end
7'bil00011: //All B-Type Instructions (include conditions)
                  /*Diluouii: //Aii B-Type instructions begin PC_WE = 1; end 7'b0110111: //lst set of U-Type (lui)
                  7:bulldil: //Ist set of U-Type (auipc)

PC WE = 1;
RF WE = 1;
end
7:bulldil: //2nd set of U-Type (auipc)
                 begin

PC_WE = 1;

RF_WE = 1;
                  RE_WE = 1;
end
7'b101111: //All J-Type instructions (jal)
begin
PC WE = 1;
RF WE = 1;
end
                   default:
                   begin
          end
ST_WRITE: begin
                  NS = ST FETCH;
PC WE = 1;
RF WE = 1;
          end
default: begin
          NS = ST_INIT;
end
  endcase
 end
endmodule
```

#### For Whole OTTER MCU:

```
timescale 1ns / 1ps
// Company: Cal Poly SLO
// Engineer: Wyatt Tack
// Create Date: 02/07/2024
// Design Name: OTTER MCU
// Project Name: OTTER MCU
// Target Devices: Basys 3 Board
// Description: OTTER Microprocessor
module OTTER MCU (
input RST, CLK,
//input INTR,
input [31:0] IOBUS IN,
output IOBUS WR,
output [31:0] IOBUS OUT, IOBUS ADDR
//all signals mapped on OTTER diagram
logic[31:0] PC count, PC in, PC next, ir, rs1, rs2, ALU srcA,
         ALU srcB, result, w data, DOUT2;
logic [31:0] J Type, B Type, U Type, I Type, S Type;
logic [31:0] jalr, branch, jal;
logic br_eq, br_lt, br_ltu;
logic [3:0] ALU FUN;
logic [2:0] srcB SEL, PC SEL;
logic [1:0] srcA SEL, RF SEL;
logic PC WE, RF WE, memWE2, memRDEN1, memRDEN2, reset;
assign PC next = PC_count + 4;
assign IOBUS OUT = rs2;
assign IOBUS ADDR = result;
 /all modules mapped on OTTER diagram connected with respective signals
PC PC (.PC_in(PC_in), .reset(reset), .PC_WE(PC_WE),
          .clk(CLK), .PC_count(PC count));
Memory Memory (.MEM CLK(CLK), .MEM RDEN1(memRDEN1), .MEM RDEN2(memRDEN2),
          .MEM_WE2(memWE2), .MEM_ADDR1(PC_count[15:2]), .MEM_ADDR2(result),
          .MEM DIN2(rs2), .MEM SIZE(ir[13:12]), .MEM SIGN(ir[14]),
          .IO IN(IOBUS IN), .IO WR(IOBUS WR), .MEM DOUT1(ir), .MEM DOUT2(DOUT2));
Mux_2x4 Mux_RF (.SEL(RF_SEL), .MUX_0(PC_next), .MUX_2(DOUT2),
.MUX_3(result), .MUX_out(w_data));
RegFile RegFile (.en(RF_WE), .adr1(ir[19:15]), .adr2(ir[24:20]), .w_adr(ir[11:7]),
          .w data(w data), .clk(CLK), .rs1(rs1), .rs2(rs2));
IMMED GEN IMMED GEN (.Instruction(ir), .U Type(U Type), .I Type(I Type), .S Type(S Type),
          .J Type (J Type), .B Type (B Type));
Branch_Add_Gen_Branch_Add_Gen (.PC(PC_count), .JType(J_Type), .BType(B_Type),
.IType(I_Type), .rs1(rs1), .jal(jal), .branch(branch), .jalr(jalr));
Mux_2x4 Mux_ALU_A (.SEL(srcA_SEL), .MUX_0(rs1), .MUX_1(U_Type), .MUX_2(~rs1), .MUX_out(ALU_srcA));
Mux_3x8 Mux_ALU_B (.SEL(srcB_SEL), .MUX_0(rs2), .MUX_1(I_Type), .MUX_2(S_Type),
         .MUX 3(PC count), .MUX out (ALU srcB));
ALU ALU (.ALU_srcA(ALU_srcA), .ALU_srcB(ALU_srcB), .ALU_FUN(ALU_FUN), .result(result));
CU_FSM CU_FSM (.RST(RST), .clk(CLK), .ir(ir), .PC_WE(PC_WE), .RF_WE(RF_WE), .memWE2(memWE2),
          .memRDEN1 (memRDEN1), .memRDEN2 (memRDEN2), .reset (reset));
endmodule
```

### OTTER MCU Test Bench:

```
`timescale 1ns / 1ps
// Engineer: Wyatt Tack
// Create Date: 02/07/2024
// Design Name: OTTER MCU Test Bench
// Project Name: OTTER MCU
// Target Devices: Basys 3 Board
// Description: OTTER Microprocessor simulation source
module OTTER MCU TB();
logic RST, CLK;
//logic INTR,
logic [31:0] IOBUS_IN;
logic IOBUS WR;
logic [31:0] IOBUS_OUT, IOBUS_ADDR;
OTTER_MCU UUT (.RST(RST), .CLK(CLK), .IOBUS_IN(IOBUS_IN), .IOBUS_WR(IOBUS_WR), .IOBUS_OUT(IOBUS_OUT), .IOBUS_ADDR(IOBUS_ADDR));
always begin
#5
CLK = 0;
#5
CLK = 1;
end
always begin
#10
IOBUS IN = 0;
RST = 1;
#10;
RST = 0;
#180;
end
endmodule
```