
CPE 233 HW 8

Wyatt Tack

1. Behavior Description: The CSR functions as a separate register file, relating specifically to the interrupt service routine. Three main registers are stored in the CSR, being the program address for the service routing (MTVEC), the interrupt enable status (MTSTATUS), and the stored current program count when an interrupt is pressed (MEPC). These addresses can be written to and read from, and are output asynchronously to the control unit FSM to determine what to do when an interrupt signal occurs.

2. Structural Design for CSR:




3. Synthesis Warnings Listing:




4. Verification (specified instructions executed after time marker):


CSRRW:




CSRRS:



CSRRC:



INTR:



MRET:



5. System Verilog Source Code:

For Control System Registers:

```
/ Create Date: 02/29/2024
// Design Name: Control Status Registers
// Project Name: OTTER MCU
// Target Devices: Basys 3 Board
// Description: Registers that hold data for interupts
input clk,
input reset, mret_exec, int_taken, csr_WE,
input [31:0] ir, PC, WD,
output logic[31:0] CSR_mstatus, CSR_mepc, CSR_mtvec,
output logic[31:0] csr_RD
always_ff@(posedge clk)
begin
     if(csr_WE == 1)
                                   //write data synchronously
           begin
            case(ir[31:20])
            12'h305: CSR_mtvec <= WD;
12'h341: CSR_mepc <= WD;
12'h300: CSR_mstatus <= WD;
            endcase
            end
      if(int_taken == 1) //when interupt
            begin
            CSR_mepc <= PC;
CSR_mstatus[7] <= CSR_mstatus[3];
CSR_mstatus[3] <= 1'b0;
      end
if(reset == 1)
            begin
            CSR_mtvec <= 0;
CSR_mepc <= 0;
            CSR mstatus <= 0;
            end
      if(mret_exec == 1) //when intr end, reset status enable
            begin
            CSR_mstatus[3] <= CSR_mstatus[7];
CSR_mstatus[7] <= 1'b0;
end
always_comb begin
      ays_comb begin
case(ir[31:20]) //output asynch read
12'h305: csr_RD = CSR_mtvec;
12'h341: csr_RD = CSR_mepc;
12'h300: csr_RD = CSR_mstatus;
default: csr_RD = 0;
      endcase
end
endmodule
```

For Control Unit Decoder:

```
module CU_DCDR(
input [31:0] ir,
input br [aq, br ]t, br ]tu,
input logic [3:0] ALU_FUN,
output logic [3:0] ALU_FUN,
output logic [1:0] srcA_SEL,
output logic [2:0] SrcA_SEL,
output logic [2:0] SrcS_SEL,
output logic [1:0] RF_SEL
);
Output logic [1:0] Pr_SEL,

output logic [1:0] Pr_SEL,

always_comb begin

ALU UNN 0;

srcB_SEL = 0;

srcB_SEL = 0;

pr_SEL = 0;

pr_SE
                                PC_SEL = U;

RF_SEL = 3;

end

1'b0000011: //2nd set of I-Type Instructions

begin

srch_SEL = 0;

srch_SEL = 0;

pc_SEL = 0;

end

7'b1100111: //Last set of I-Type (for jalr)

begin

PC_SEL = 1;

pr_SEL = 0;

end

7'b1100111: //All S-Type Instructions

begin

ach_SEL = 0;

srch_SEL = 0;

end

7'b100011: //All S-Type Instructions

begin

ach_SEL = 0;

srch_SEL = 0;

arch_SEL = 0;
                                                end
7'bil0001: //All B-Type Instructions (include conditions)
begin
case (ir[14:13])
                                                                                       case(12[14:13])
2'b00: //equal
begin
PC SEL = {1'b0, (ir[12]^br_eq),1'b0};
end
2'b10: //less than
begin
PC_SEL = {1'b0, (ir[12]^br_lt),1'b0};
                                      begin
PC SEL = {1'b0,(ir[12]^br_lt),1'b0};
end
2'bl1: //less than unsigned
begin
PC SEL = {1'b0,(ir[12]^br_ltu),1'b0};
end
default:
begin
PC SEL = 0;
endcase
end
7'b0110111: //lst set of U-Type (lui)
begin
Alu FUN = 4'b1001;
srcA SEL = 1;
PC SEL = 0;
PK SEL = 3;
end
ALU FUN = 4'b1001 (lui)
srcA SEL = 0;
PK SEL = 3;
end SEL = 3 (lui)
end SEL = 3 (lui)
end SEL = 3 (lui)
                                             PC_SEL = 3;

RT_SEL = 3;

RT_SEL = 3;

PC_SEL = 1;

PC_SEL = 1;

PC_SEL = 1;

PC_SEL = 0;

PC_SEL = 0;

PC_SEL = 3;

PC_SEL = 3;

PC_SEL = 0;

PC_SE
                                                end
7'b1110011: //All CSR instructions
begin
if(ir[14:12] == 3'b000) PC_SEL = 5;//if mret, branch to mepo
                                                                                          else begin

RF_SEL = 2'b01;

srcB_SEL = 3'b100;

case(ir[14:12])
                                                                                       case [ir[14:12])
3 %b011://c
begin
3 %b011://c
begin
ALU_FUN - 4 %b0111;
srcA_SEL = 2 %b01
and
3 %b010://s
begin
ALU_FUN - 4 %b0110;
srcA_SEL = 2 %b01
and
begin
ALU_FUN - 4 %b1101;
srcA_SEL = 2 %b00;
end
and
alu_FUN - 4 %b1001;
srcA_SEL = 2 %b00;
end
endcase
end
                                                end endcase end. 2 PC_SEL = 3'b100;//if interupt branch to ISR
```

For Control Unit FSM:

```
module CU_FSM(
input RST, clk,
input INTR,
input [31:0] ir,
output jojic PC_WE, RF_WE, memWE2, memRDEN1, memRDEN2, reset,
output logic CSE_WE, int_taken, mret_exec
                                                                                                                         output logic PC ME, RF ME, memMEZ, memARDENZ, reset, output logic csr WE, int_taken, mere exec

typedef enum (ST INIT, ST FETCH, ST EXEC, ST WRITE, ST INTR) state type;

state_type Ns, PS;
always ff@ (posedge clk) begin //state register

if(RST == 1) PSC-ST INIT;

else PSC-NS;
end
always_comb begin //input/output logic

PC NE = 0;

RF NE = 0;

memRDENU = 0;

met_exec = 0;

csr_WE = 0;

int_taken = 0;

met_exec = 0;

case(FS)

ST INIT; begin

memRDENU = 1'bo;

NS = ST_EXEC;

end

ST EXEC; begin

ST EXEC; begin
                                                                                                                                                                      ST_ETCH: begin
memRCEM1 = 1'bb;
NS = ST_EXEC;
end
ST_EXEC
                                                                                                                                                                                                                      and
and
endcase

//state selecter
if (INTR = 1 % ir (6:0) != 7'b0000011) NS = ST_INTR;//lload+INTR->INTR
clee if (ir(6:0) == 7'b0000011) NS = ST_WRITE;
//load+WRITEBACK
else NS = ST_ETCH;

else NS = ST_ETCH;
//lload+!NTR->FECCH
state calculator
if (INTR = 1) NS = ST_INTR;
else NS = ST_ETCH;

FC_WE = 1;
FC_WE = 1;
RT_WE = 1;
RT_W
```