
CPE 233 HW 7

Wyatt Tack

- 1. Behavior Description: The OTTER Wrapper functions as the device that connects the OTTER MCU to the various In and Out that wished to be read or written to for the program to work. For example, it's the wrapper's job to funnel in all the drivers to and from external inputs (such as the switches on the basys 3 board) to the IOBUS_IN input on the MCU, to be read as memory. The same applies for the outputs, in which if data is wished to be written to the 7 segment display on the board, then the wrapper is responsible for connecting the IOBUS_OUT to the specific seven segment display driver and leds, along with the address select and write enable.
- 2. Structural Design for whole OTTER:



3. Synthesis Warnings Listing:



4. Verification:

Test File uploaded to board and to be shown to Professor in class

5. System Verilog Source Code:

For Control Unit Decoder:

```
Create Date: 02/01/2024
Design Name: Control Unit Decoder
Project Name: OTTER MU!
Target Devices: Basys 3 Board
Description: Sends non timing dependent selection signals
for data manipulation in otter MCU
output logic [1:0] STCA_SEL,
output logic [2:0] STCB_SEL,
output logic [2:0] STCB_SEL,
output logic [2:0] STCB_SEL,
output logic [2:0] STCB_SEL,
output logic [1:0] ST_SEL
output logic [1:0] ST_SEL
output logic [1:0] ST_SEL
output logic [1:0] STCB_SEL
output logic [1:0] STCB_SE
                                  begin
PC_SEL = {1'b0, (ir[12]^br_ltu), 1'b0};
                                          RF SEL = (
end
default:
begin
ALU = UN = 0;
srcA_SEL = 0;
srcB_SEL = 0;
PC_SEL = 0;
end
endcase
```

For Control Unit FSM:

```
Create Date: U2/U1/ZU24
Design Name: Control Unit FSM
Project Name: OTTER MCU
Target Devices: Basys 3 Board
Description: Sends selection signals for timing specific operations in memory of OTTER MCU
 module CU_FSM(
input RST, clk,
//input INTR,
input [31:0] ir,
output logic PC WE, RF WE, memWE2, memRDEN1, memRDEN2, reset
//output logic csr_WE, int_taken, mret_exec
);
);
typedef enum {ST_INIT, ST_FETCH, ST_EXEC, ST_WRITE} state_type;
state_type NS, PS;
always_ff(posedge clk) begin //state register
if(RST == 1) PS<=ST_INIT;
else PS<=NS;
end
always comb begin //.

PC_WE = 0;

RF_WE = 0;

RF_WE = 0;

memMDEN1 = 0;

memRDEN2 = 0;

reset = 0;

// csr WE = 0;

// int taken = 0;

// mret exec = 0;

case(PS)

ST_INIT: begin

reset = 1'b1;

NS = ST_FETCH;

end

ST_FETCH: begin

memRDEN1 = 1'b1;

NS = ST_EXEC;

end
 always_comb begin //input/output logic
         end
ST EXEC: begin
NS = ST FETCH;
case (ir(6:01) //op-code:
7'b0110011: //All R-Type
begin
PC WE = 1;
RF WE = 1;
end
7'b0010011: //lst set of
                    rd
7'b0010011: //lst set of I-Type Instructions
                  7'b0010011: //Ist set 0. 1 1/pr
begin

RF_WE = 1;
end
7'b0000011: //2nd set of I-Type Instructions
                  /*DOUDOUL: //znd set of I-Type Instructions
begin
   NS = ST WRITE;
   memRDEN2 = 1;
end
7'bl100111: //Last set of I-Type (for jalr)
                 begin

PC_WE = 1;

RF_WE = 1;
                   end
7'b0100011: //All S-Type Instructions
                  begin
PC WE = 1;
memWE2 = 1;
                   end
7'bil00011: //All B-Type Instructions (include conditions)
                  /*Diluouii: //Aii B-Type instructions begin PC_WE = 1; end 7'b0110111: //lst set of U-Type (lui)
                  7:bulldil: //Ist set of U-Type (auipc)

PC WE = 1;
RF WE = 1;
end
7:b010111: //2nd set of U-Type (auipc)
                 begin

PC_WE = 1;

RF_WE = 1;
                  RE_WE = 1;
end
7'b101111: //All J-Type instructions (jal)
begin
PC WE = 1;
RF WE = 1;
end
                   default:
                   begin
          end
ST_WRITE: begin
                  NS = ST FETCH;
PC WE = 1;
RF WE = 1;
          end
default: begin
          NS = ST_INIT;
end
  endcase
 end
endmodule
```