
Topic 7 Introduction to Verilog HDL

Descriptions of a Half Adder



both outputs $Sum = A'B + AB' = m1 + m2 = \Sigma (1, 2)$

 $= (A+B)(A'+B') = M0 \cdot M3 = \Pi(0,3)$

Derive Boolean functions (sum-of-


minterms) from the truth table for

- Addition of two single bits A, B
- Based on the operations it performs, a truth table can be built

Α	В	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


Carry = AB = m3
=
$$(A+B)(A+B')(A'+B)$$

= $M0 \cdot M1 \cdot M2$
= $\Pi(0, 1, 2)$




Application of XOR in Half-Adder

Half adder



Alternative Description of a Half Adder Hardware Description Language (HDL)



```
module name module ports
module Add half (sum, c out, a, b);
 input
         a, b;
                                  declaration of I/O ports
 output sum, c out;

    declaration of internal signal


 wire
            c out bar;
            (sum, a, b); ←
 xor
                                           instantiation of pre-defined
            (c out bar, a, b);←
 nand
                                           primitive gates
            (c out, /c out bar);
 not
endmodule
               Same variable indicates connection
```

Full Adder Implemented with Half Adder

```
module Add_full (sum, c_out, a, b, c_in); // parent module
input a, b, c_in;
output c_out, sum;
wire w1, w2, w3;

Add_half M1 (w1, w2, a, b); // child module
Add_half M2 (sum, w3, w1, c_in); // child module
or (c_out, w2, w3);
endmodule

Module instance name
Order of signals must match with the
order when child module
was defined
// child module
// primitive instantiation
endmodule
```



Full Adder Implemented with Half Adder

```
module Add full (sum, c out, a, b, c in); // parent module
 input a, b, c in;
 output c out, sum;
 wire w1, w2, w3;
  Add half M1 (w1, w2, a, b); // child module
  Add_half M2 (sum, w3, w1, c in); // child module
  or (c out, w2, w3);
                              // primitive instantiation
endmodule
 Alternatively, connect module instance by name:
 Add half M2 (.a(w1), .b(cin), .sum(sum), .cout(w3));
 // in this case, order doesn't matter
 Recall how Add half was defined:
 module Add half (sum, c out, a, b);
 endmodule
```

4-bit Carry-Ripple Adder


```
module Add rca 4 (sum, c out, a, b, c in);
  output [3: 0] sum;
                                                 a[2]
                                                     b[2]
                                                         a[1]
                                                             b[1]
                                                                 a[0]
                                                                      b[0] c in
                                             b[3]
                                         a[3]
  output c out;
  input [3: 0] a, b;
                                                       G3
                                                               G2
                                               G4
                                                                       G1
  input c in;
                                          Add_full
                                                  Add_full
                                                          Add_full
                                                                  Add_full
                                  c out ■
                                                c in4
                                                       c in3
                                                                c in2
  wire c in2, c in3, c in4;
                                            sum[3]
                                                     sum[2]
                                                            sum[1]
                                                                     sum[0]
  Add_full M1 (sum[0], c in2, a[0], b[0], c in); \) Order does
  Add full M2 (sum[1], c in3, a[1], b[1], c in2); NOT matter,
  Add full M3 (sum[2], c in4, a[2], b[2], c in3); parallel
  Add full M4 (sum[3], c out, a[3], b[3], c in4);
                                                             execution
```

endmodule

16-bit Carry-Ripple Adder (Top)

```
module Add rca 16 (sum, c out, a, b, c in);
                                        a[15:12] b[15:12] a[11:8] b[11:8] a[7:4] b[7:4] a[3:0] b[3:0] c_in
  output [15:0] sum;
                           16 bit buses
  output c out;
  input [15:0] a, b;
                                                                   Add_rca_4
                                           Add_rca_4
                                                 Add_rca_4 Add_rca_4
  input c in;
                                                     М3
                                                             M2
                                             M4
                                                                     M1
                                    c out ■
                                                 c in12
                                                         c in8
                                                                  c in4
                                             sum[15:12]
                                                     sum[11:8]
                                                             sum[7:4]
                                                                      sum[3:0]
  wire c in4, c in8, c in12, c out;
  Add rca 4 M1 (sum[3:0], c in4, a[3:0], b[3:0], c in);
  Add rca 4 M2 (sum [7:4], c in 8, a [7:4], b [7:4], c in 4);
  Add rca 4 M3 (sum[11:8], c in12, a[11:8], b[11:8], c in8);
  Add rca 4 M4 (sum[15:12], c out, a[15:12], b[15:12], c in12);
endmodule
                                                                        8
```


2-bit Comparator (unsigned numbers)



A1	A0	B1	В0	<	>	=
0	0	0	0	0	0	1
0	0	0	1	1	0	0
1	1	0	0	0	1	0
1	1	0	1	0	1	0
1	1	1	0	0	1	0
1	1	1	1	0	0	1

Boolean equations:

Gate-level Schematic




Comparator – Structural Model

```
module compare 2 str (A lt B, A gt B, A eq B, A0, A1, B0, B1);
  input A0, A1, B0, B1;
                                            May be implicitly declared
  output A lt B, A gt B, A eq B;
  wire
             w1, w2, w3, w4, w5, w6, w7;
  or (A lt B, w1, w2, w3);
                                   Order does NOT matter;
  nor (A gt B, A lt B, A eq B);
                                   All gates operate in parallel when
```

and (A eq B, w4, w5); and (w1, w6, B1); and (w2, w6, w7, B0); and (w3, w7, B1, B0); **not** (w6, A1); **not** (w7, A0); xnor (w4, A1, B1); **xnor** (w5, A0, B0); endmodule

inputs change



Comparator – RTL Model

endmodule

- Continuous assignment statements
- All concurrently executed

Boolean equations:

Comparator – Alternative RTL Model

```
module compare 2 logic (A lt B, A gt B, A eq B,
                          A1, A0, B1, B0);
  input A1, A0, B1, B0;
  output A lt B, A gt B, A_eq_B;
            A_lt_B = ({A1, A0} < {B1, B0});
A_gt_B = ({A1, A0} > {B1, B0});
Parallel
                                                   Order does
  assign
  assign
  assign A eq B = (\{A1, A0\} == \{B1, B0\}); execution
endmodule
```


Concatenation of A1 and A0 to form a 2-bit bus

Comparator – Behavioral Model

```
module compare 2 algo (A lt B, A_gt_B, A_eq_B, A,B);
  input [1:0] A, B; ← 2-bit bus
  output A lt B, A gt B, A eq B;
                                           reg is a data type, doesn't
                                         necessarily mean register
  reg
             Alt B, A gt B, A eq B;
  always @ (A or B) Cyclic statement triggered upon @condition
  begin
    A_lt_B = 0; Destination variables inside always
A_gt_B = 0; must be defined as reg type
                           must be defined as reg type
    A = Q B = 0;
    if (A==B) A eq B = 1;
    else if (A>B) A gt B = 1;
    else A lt B = 1;
  end
endmodule
```

RTL Alternative of 16-bit Adder

```
module add rtl 16 (sum, c out, a, b, c_in);
  input [15:0] a, b;
               c in;
  input
  output [15:0] sum;
  output
                  c out;
          \{c \text{ out, sum}\} = a + b + c in;
  assign
endmodule
 Concatenation of c out and sum
 to form a 17-bit signal
```



2-to-1 MUX

```
module MUX 2 1 (Out, I0, I1, Sel);
                                              10
  input I0, I1, Sel;
                                                     Mux
                                                            Out
  output Out;
                                              I1
  reg Out;
                                                     Sel
  always @(I0, I1, Sel)
  begin_
    case (Sel)
                               Like switch...case... in C/C++
       1'b0: Out = I0;
       1'b1: Out = I1;
       default Out =
                               begin and end are optional
    endcase
                               when always includes only
  end \leftarrow
                               one statement
endmodule
```

Flip-Flop – Modeling Clock Behavior

```
module D ff (q, data in, clk);
  input data in, clk;
                                       data_in —
  output q;
  req q;
  always @ (posedge clk)
    q <= data in;
endmodule
                             Rising edge of
                      Non-blocking assignment statement
                      (to be discussed later)
```

Synchronous Control Input


```
module D ff (q, data in, clk, rst);
  input data in, clk, rst;
  output q;
  reg q;
                                  Synchronous reset
  always @ (posedge clk)
  begin
    if (rst == 1) q <= 0;
    else q <= data in;</pre>
  end
                                               data in q
endmodule
```

Asynchronous Control Input

```
module D ff (q, data in, clk, rst);
  input data in, clk, rst;
  output q;
                              Asynchronous active
                              high reset
  reg q;
  always @ (posedge clk or (posedge rst))
  begin
    if (rst == 1) q <= 0;
    else q <= data in;</pre>
  end
endmodule
                                          data in q
```

Registers

 GENERAL RULE: A variable will be synthesized as a flip-flop when its value is assigned synchronously with an edge of a signal



Parameterized Module

```
module Param_Examp (y_out, a, b);
  parameter size = 8, delay = 15;
  output [size-1:0] y_out;
  input [size-1:0] a, b;
  wire [size-1:0] #delay y_out;// net transport delay
  // Other declarations, instantiations,
  // and behavioral statements go here.
```

endmodule

 Verilog allows parameters to be overridden on an instance basis and by hierarchical dereferencing.


Parameter Annotation

```
module modXnor (y out, a, b);
  parameter size = 8, delay = 15;
  output [size 1:0] y out;
  input [size+1:0] a, b;
  wire [size-1:0] #delay y out = a~^b; //bitwise xnor
endmodule
                       Equivalent to:
                       wire [size-1:0] #delay y out;
                       assign y_out = a~^b;
module Param;
  modXnor G1 (y1/out, b1, c1);//Instantiation with
                             //default parameters
  modXnor #(4,5) G2 (y2 out, b2, c2);//Uses size = 4,
                                       //delay = 5
            Order is the same as when the
endmodule parameters were defined
```

How to Test a Verilog Module?

```
module D_ff (q, data_in, clk, rst);
input data_in, clk, rst;
output q;
reg q;


always @ (posedge clk)
   if (rst == 1) q <= 0;
   else q <= data_in;
endmodule</pre>
```



Testbench

```
module Test Bench;
 parameter half period = 50;
                                                   All executed
                                                   concurrently
 wire 0;
 reg D, clock, reset;
 D ff UUT (Q, D, clock, reset);
  initial begin
   #0 clock = 0; D = 0; reset = 1;
   #100 reset = 0;
   #20 D = 1; #150 D = 0; #10 D = 1;
   #20 D = 0; #20 D = 1; #100 D = 0;
  end
  always #half period clock = ~clock;
  initial #1000 $stop;
endmodule
```

Simulation Result



Produced by Xilinx Simulator


Summary: Hardware Description Language (HDL)

- An HDL is a language that describes the hardware of digital systems in a textual form
 - Can describe digital system specified at different levels of abstraction
- There are many HDLs,
 - two most popular IEEE standards: VHDL and Verilog HDL;
 - other IEEE standards: SystemC, SystemVerilog, HandleC...

Summary: HDL Modeling

The HDL model specifies a relationship (scheduling rule)

between input signals and output signals



Summary: Verilog Module Structure

```
module the_design ( ... );
    declarations: ports, constants, variables, events
    declarations: tasks and functions
    instantiations of predefined modules -
                                                         All execute in parallel
    continuous assignment: assign y = ...
    behavioral statements (initial, always) {
      procedural blocking assignment
      procedural nonblocking assignment
                                                        Implementation
      procedural-continuous assign
      event trigger
      task calls
      function calls
endmodule
```


Procedural Assignments


Assignments used in behavioral statements (e.g. always)

- Procedural blocking assignment (=)
- Procedural non-blocking assignment (<=)
- Left Hand Side must be reg data type

Blocking Vs. Nonblocking Assignment

The listed order affects the outcome of blocking assignments





Nonblocking Procedural Assignment

- Evaluation and schedule of the RHS of an assignment is not blocked by the activity of preceding statements in a sequential activity flow
 - All nonblocking procedural assignments evaluate their RHS at the same time
 - Evaluated values are scheduled to assigned to LHS concurrently
- Assignment operator: <=
- Syntax: <lvalue> <= [timing control] <expression>;
- The outcome of executing a sequential list of nonblocking assignments is independent of the order of the list.


Unwanted Latch

- Incomplete case statement or conditional branch results in latches, even for combinational circuit
- Example:

```
always @( sel_a or sel_b or data_a or data_b)
  case ({sel_a, sel_b})
    2'b10: y_out = data_a;
    2'b01: y_out = data_b;
```

endcase

Synthesis result:




Unwanted Latch – Fixed

Fix

```
always @( sel_a or sel_b or data_a or data_b)
  case ({sel_a, sel_b})
    2'b10: y_out = data_a;
    2'b01: y_out = data_b;
    default y_out = 0;
  endcase
```


Synthesis result:



Unwanted Latch

```
module incomplete_and (y, a1, a2);
  input a1, a2;
  output y;
  reg y;
  always @(a1 or a2)
      if ({a2, a1} == 2'b11) y = 1; else
      if ({a2, a1} == 2'b01) y = 0; else
      if (\{a2, a1\} == 2'b10) y = 0;
endmodule
 a2
                                      D
                                      Gate
             AND2
              OR<sub>2</sub>
```

Unwanted Latch – Fixed




Different HDLs

Verilog HDL


VHDL

```
entity and gate is
module and gate (y, x1, x2);
                                    port (x1, x2: in bit;
  input x1, x2;
                                          y: out bit);
  output y;
                                  end and gate;
                      Declaration
                                  architecture data flow of
  and (y, x1, x2);
                                      and gate is
endmodule
                                  begin
                                    y \le x1 and x2;
                                  end data flow;
                  Implementation
```

and_gate



and_gate



Reference

- Advanced Digital Design with Verilog HDL, 2/e, Michael Ciletti, 2010, ISBN: 978-0136019282
- IEEE Standard for Verilog HDL, <u>www.ieee.org</u>