



12-Bit, Voltage Output D/A Converter

- Low Power 1.1mW
- Voltage Output, 0.5V to 4.5V Range
- Single +5 Volt Supply
- 1.4 MHz Multiplying Bandwidth (2-Quadrant)
- Standard 3-Wire Serial Interface
- 8-pin (0.15") SOIC and Plastic DIP Packages



DESCRIPTION...

The **SP9500** is a low power 12-Bit Digital-to-Analog Converter. It features 0.5 to 4.5V output swing when using +5volt supply. The converter uses a standard 3-wire serial interface compatible with SPITM, QSPITM and MicrowireTM. The output settling-time is specified at 7.5 μ s. The **SP9500** is available in 8-pin 0.15" SOIC and DIP packages, specified over commercial and industrial temperature ranges.



ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V _{DD} - DGND	
V-REF	DGND, V _{DD}
AĞND D _{IN}	DGND, V
Power Dissipation	DGND, V _{DD}
Plastic DIP	375mW
(derate 7mW/°C above +70°C)	
Small Outline	375mW
(derate 7mW/°C above +70°C)	



CAUTION:
ESD (ElectroStatic Discharge) sensitive
device. Permanent damage may occur on
unconnected devices subject to high energy
electrostatic fields. Unused devices must be
stored in conductive foam or shunts.
Personnel should be properly grounded prior
to handling this device. The protective foam
should be discharged to the destination
socket before devices are removed.

SPECIFICATIONS

(Typical at 25°C; $T_{NIN} \le T_A \le T_{MAX}$, $V_{DD} = +5V$, DGND = 0V, $V_{REF} = +3.5V$; AGND = +1.5V; CMOS logic level digital inputs; specifications apply to all grades unless otherwise noted.)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DIGITAL INPUTS					
Logic Levels					
V _{IH}	2.4			Volts	
V _{IL}			0.8	Volts	
2 Quad, Input Coding		Binary			
REFERENCE INPUTS					Note 5
V _{REF} Voltage Range	0.5		4.5	Volts	
AGND Voltage Range	0.5		4.5	Volts	
Input Resistance	11	13.9		kΩ	D _{IN} = 1365; code dependent
ANALOG OUTPUT					
Gain					
−B, −K		±0.5	±2.0	LSB	Note 3
−A, −J		±1.0	±4.0	LSB	Note 3
Leithel Officer Binesten		±1.0	±5.0	LSB	$V_{REF} = 4.5V$; AGND = 0.5V
Initial Offset Bipolar	۸.	±0.25	±3.0	LSB	$D_{IN} = 0$
Voltage Range	0.5		4.5	Volts	
Output Current	±1.0			mA	
STATIC PERFORMANCE					
Resolution	12			Bits	
Integral Linearity					
–В, –К		±0.25	±0.5	LSB	Note 3
–A, –J		±0.5	±1.0	LSB	Note 3
		±0.5		LSB	$V_{REF} = 4.5V; AGND = 0.5V$
Differential Linearity					
−B, −K		±0.25	±0.75	LSB	
-A, -J	l .	±0.25	±1.0	LSB	
Monotonicity	1	Guarantee	ea		
DYNAMIC PERFORMANCE					
Settling Time Small Signal		1			to 0.012%
Smail Signal Full Scale		7.5		μs	
Slew Rate		0.6		μs V/μs	to 0.012%, $V_{OUT} = 0.5$ to 4.5V
Multiplying Bandwidth		1.4		ν/μs MHz	
STABILITY		1		1711 12	
Gain		15		ppm/°C	t tot
Scale Zero		15		ppm/°C	t _{MIN} to t _{MAX} t _{MIN} to t _{MAX}
30dio 2010		'		Ppiii/ C	MIN W MAX


SPECIFICATIONS (continued)

Typical at 25°C; $T_{MIN} \le T_A \le T_{MAX}$; $V_{DD} = +5V$, DGND = 0	OV, V _{REF} = +3.5V;	AGND = +1.5V; (CMOS logic level	digital inputs; specifications ap	ply to all grades unless otherwise noted.)
PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
V _{DD} -J, -K -A, -B Power Dissipation		0.22 0.22 1.1	0.34 0.50	mA mA mW	Note 5 +5V, ±3%; Note 4, 5
SWITCHING CHARACTERISTICS					
CS Setup Time (t _{CSS})	25			ns	
SCLK Fall to CS Fall Hold Time (t _{CSH0})	20			ns	
SCLK Fall to CS Rise Hold Time (t _{CSH1})	0			ns	
SCLK High Width (t _{CH})	40			ns	
SCLK Low Width (t_{CL})	40			ns	
DIN Setup Time (t_{DS})	50			ns	
DIN Hold Time (t _{DH})	0			ns	
CS High Pulse Width (t_{CSW})	30			ns	
ENVIRONMENTAL AND MECHANICAL Operating Temperature -J, -K -A, -B Storage Package	0 -40 -60		+70 +85 +150	့ (၁ (၁)	
N S		in Plastic in 0.15" S			

Notes:

- Integral Linearity, for the SP9500, is measured as the arithmetic mean value of the magnitudes of the greatest positive deviation and the greatest negative deviation from the theoretical value for any given input condition.
- 2. Differential Linearity is the deviation of an output step from the theoretical value of 1 LSB for any two adjacent digital input codes.
- 1 LSB = (V_{REF}-AGND)/4,096. V_{REF} = AGND = 2.5V. 3.
- 4.
- 5. The following Power up sequence is recommended: VDD (+5V), VREF.

PINOUT - 8-PIN PLASTIC DIP & SOIC



PIN ASSIGNMENTS

Pin 1- V_{OUT} - Voltage Output.

Pin 2- V_{DD} - +5V Power Supply Input.

Pin 3- SCLK - Serial Clock Input.

Pin 4- D_{IN} - Serial Data Input.

Pin 5- \overline{CS} - Chip Select Input.

Pin 6 - DGND - Digital Ground

Pin 7- AGND - Analog Ground.

Pin 8- V_{REF} - Reference Input.

FEATURES...

The **SP9500** is a low power 12–Bit Digital-to-Analog Converter. The converter features 0.5 to 4.5 volt output swings with a single +5V supply. The input coding format used is standard binary, *Table 1*.

This Digital-to Analog Converter uses a standard 3-wire interface compatible with $SPI^{\text{\tiny TM}}$, $QSPI^{\text{\tiny TM}}$ and Microwire The output settling time is specified at 7.5 μ s to full 12-bit accuracy when driving a $10K\Omega$, 10pF load combination.

The **SP9500** Digital-to-Analog Converter is ideally suited for applications such as ATE, process controllers, robotics and instrumentation. The **SP9500** is available in an 8-pin 0.15" SOIC and 0.3" PDIP packages, specified over commercial and industrial temperature ranges.

THEORY OF OPERATION

The **SP9500** consists of four main functional blocks – the input shift register, DAC register, 12-Bit D/A converter and a output buffer amplifier, *Figure 1*.

The input shift register is used to convert the serial input data stream to a parallel 12–Bit digital word. The input data is shifted on positive clock (SCLK) edges when the Chip Select (\overline{CS}) signal is in the "low" state. The MSB is loaded first and LSB last. No shifting of the input data occurs when the Chip Select (\overline{CS}) signal is in the "high" state.


The DAC register is used to store the digital word which is sent to the R-2R DAC. Its value is updated on the positive transition of the Chip Select (\overline{CS}) signal.

The 12–Bit D/A converter is an "inverted" R-2R ladder network. The DAC itself is implemented with precision thin-film resistors and CMOS transmission gate switches. The resistor network is laser-trimmed to achieve better than 12–Bit accuracy. The D/A converter is used to convert the 12-bit input word to a precision voltage.

The operational amplifier is a rail-to-rail input, rail-to-rail output CMOS amplifier. It is capable of supplying 1mA of load current in the 1.5 to 3.5 output voltage range. The initial offset voltage is laser-trimmed to improve accuracy. Settling time is $7.5 \,\mu s$ for a full scale output transition to 0.012% accuracy.

	INPUT		OUTPUT
MSB		LSB	
1111	1111	1111	V _{REF} - 1 LSB
1111	1111	1110	V _{REF} - 2 LSB
0000	0000	0001	AGND + 1 LSB
0000	0000	0000	AGND
$1 LSB = \frac{(V_{REF} - AGND)}{(V_{REF} - AGND)}$			
2 12			

Table 1. Binary Coding



DNLE, INLE Plots

USING THE SP9500

External Reference

The R-2R DAC input resistance is code dependent and is minimum $(11k\Omega)$ at code 1365 and 2731. And, it is nearly infinite at code 0. Because of the code-dependent nature of the reference inputs, a high quality, low output impedance amplifier should be used to drive the V_{REF} and AGND inputs.

Serial Clock and Update Rate

The **SP9500** maximum serial clock rate (SCLK) is given by $1/(t_{CH}+t_{CL})$ which is approximately 12.5 MHz. The digital word update rate is limited by the chip select period, which is 12 X

SCLK periods plus the \overline{CS} high pulse width t_{CSW} . This is equal to a 1 μs or 1 MHz update rate. However, the DAC settling time to 12–Bits is 7.5 μs , which for full scale output transitions would limit the update rate to 125 kHz.

Logic Interface

The **SP9500** is designed to be compatible with TTL and CMOS logic levels. However, driving the digital inputs with TTL level signals will increase the power consumption of the part by 300 μ A. In order to achieve the lowest power consumption use rail-to-rail CMOS levels to drive the digital inputs.




Figure 1. Detailed Block Diagram




Figure 2. Transfer Function




Figure 3. Timing Diagram




Figure 4. Microwire Connection






Figure 5. SPI Connection





ORDERING INFORMATION				
Model	Temperature Range	Package		
Monolithic 12-Bit DAC Voltage Outp	ut:	_		
	0°C to +70°C	8-pin, 0.3" Plastic DIF		
SP9500KN	0°C to +70°C	8-pin, 0.3" Plastic DIF		
SP9500JS	0°C to +70°C	8-pin, 0.15" SOIC		
SP9500KS	0°C to +70°C	8-pin, 0.15" SOIC		
SP9500AN	40°C to +85°C	8-pin, 0.3" Plastic DIF		
SP9500BN	40°C to +85°C	8-pin. 0.3" Plastic DIF		
	40°C to +85°C			
SP9500BS		8-pin. 0.15" SOIC		



SIGNAL PROCESSING EXCELLENCE

Sipex Corporation

Headquarters and Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

Sales Office 233 South Hillview Drive

Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.