Thumb[®] Instruction Set Quick Reference Card

Key to Tables			
<losedlist></losedlist>	A comma-separated list of Lo registers, enclosed in braces, { and }.	<lose><lose< li=""><lose< li=""><lo></lo><lose< li=""><lose< li=""><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo><lo></lo></lose<><lo></lo><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<><lo></lo></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose<></lose>	A comma-separated list of Lo registers. plus the LR, enclosed in braces, { and }.
		<pre><loreglist+pc></loreglist+pc></pre>	A comma-separated list of Lo registers. plus the PC, enclosed in braces, { and }.

sters are R8-R15.
. Hi regist
pecified
t where s
except
(R0-R7)
s are Lo
register
All Thumb

Operation	1	₽		Action	Notes
Move	Immediate	_		Kd := immed	Immediate range 0-255.
	Lo to Lo	MOV Rd, Rm	* * N Z	Rd := Rm	* Clears C and V flags.
	Hi to Lo, Lo to Hi, Hi to Hi	MOV Rd, Rm		Rd := Rm	Not Lo to Lo. Flags not affected.
	Copy Any to Any	6 CPY Rd, Rm		Rd := Rm	Any register to any register. Flags not affected.
Arithmetic	Add	ADD Rd, Rn, # <immed></immed>		Rd := Rn + immed	Immediate range 0-7.
	Lo and Lo	ADD Rd, Rn, Rm	N Z C V	Rd := Rn + Rm	
	Hi to Lo, Lo to Hi, Hi to Hi	ADD Rd, Rm		Rd := Rd + Rm	Not Lo to Lo. Flags not affected.
	immediate	ADD Rd, # <immed></immed>		Rd := Rd + immed	Immediate range 0-255.
	with carry	ADC Rd, Rm	N Z C V	Rd := Rd + Rm + C-bit	
	value to SP	ADD SP, # <immed></immed>		R13 := R13 + immed	Immediate range 0-508 (word-aligned). Flags not affected.
	form address from SP	ADD Rd, SP, # <immed></immed>		Rd := R13 + immed	Immediate range 0-1020 (word-aligned). Flags not affected.
	form address from PC	ADD Rd, PC, # <immed></immed>		Rd := (R15 AND 0xFFFFFFC) + immed	Immediate range 0-1020 (word-aligned). Flags not affected.
	Subtract	SUB Rd, Rn, Rm	NZCV		
	immediate 3	SUB Rd, Rn, # <immed></immed>		Rd := Rn - immed	Immediate range 0-7.
	immediate 8	SUB Rd, # <immed></immed>		Rd := Rd - immed	Immediate range 0-255.
	with carry	SBC Rd, Rm	N Z C V	Rd := Rd - Rm - NOT C-bit	
	value from SP	SUB SP, # <immed></immed>		R13 := R13 - immed	Immediate range 0-508 (word-aligned). Flags not affected.
	Negate	NEG Rd, Rm	N Z C V	Rd := -Rm	
	Multiply	MUL Rd, Rm	Z	Rd := Rm * Rd	* C and V flags unpredictable in §4T, unchanged in §5T and above
	Compare	CMP Rn, Rm		update CPSR flags on Rn – Rm	Can be Lo to Lo, Lo to Hi, Hi to Lo, or Hi to Hi.
	negative	CMN Rn, Rm	$^{\circ}$	V update CPSR flags on Rn + Rm	
	immediate	CMP Rn, # <immed></immed>	$^{\rm Z}$	update CPSR flags on Rn - immed	Immediate range 0-255.
	No operation	NOP		None	Flags not affected.
Logical	AND	AND Rd, Rm		Rd := Rd AND Rm	
	Exclusive OR	EOR Rd, Rm		Rd := Rd EOR Rm	
	OR	ORR Rd, Rm	N Z	Rd := Rd OR Rm	
	Bit clear	BIC Rd, Rm		Rd := Rd AND NOT Rm	
	Move NOT	MVN Rd, Rm	N N	Rd := NOT Rm	
	Test bits	TST Rn, Rm	N Z	update CPSR flags on Rn AND Rm	
Shift/rotate	Shift/rotate Logical shift left	LSL Rd, Rm, # <shift></shift>	Ζ	$Rd := Rm \ll shift$	Allowed shifts 0-31. * C flag unaffected if shift is 0.
		LSL Rd, Rs	Ν	Rd := Rd << Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Logical shift right	LSR Rd, Rm, # <shift></shift>	Ν	Rd := Rm >> shift	Allowed shifts 1-32.
		LSR Rd, Rs	Ν	Rd := Rd >> Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Arithmetic shift right	ASR Rd, Rm, # <shift></shift>	N Z C	Rd := Rm ASR shift	Allowed shifts 1-32.
		ASR Rd, Rs	N Z C*	Rd := Rd ASR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Rotate right	ROR Rd, Rs	N Z C*	Rd := Rd ROR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
Reverse	Bytes in word	6 REV Rd, Rm		Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	
	Bytes in both halfwords	6 REV16 Rd, Rm		Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	
	Bytes in low halfword, sign extend	6 REVSH Rd, Rm		Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7] * &FFFF	

Thumb Instruction Set Quick Reference Card

