

HT32F52342/HT32F52352 Datasheet

32-Bit Arm® Cortex®-M0+ Microcontroller, up to 128 KB Flash and 16 KB SRAM with 1 Msps ADC, USART, UART, SPI, I²C, I²S, MCTM, GPTM, BFTM, SCI, CRC, RTC, WDT, PDMA, EBI and USB2.0 FS

Revision: V1.60 Date: June 16, 2023

www.holtek.com



Table of Contents

1	General Description	6
2	Features	7
	Core	7
	On-Chip Memory	7
	Flash Memory Controller – FMC	7
	Reset Control Unit – RSTCU	7
	Clock Control Unit – CKCU	8
	Power Management – PWRCU	8
	External Interrupt/Event Controller – EXTI	8
	Analog to Digital Converter – ADC	8
	Analog Comparator – CMP	9
	I/O Ports – GPIO	9
	Motor Control Timer – MCTM	9
	General-Purpose Timer – GPTM	. 10
	Single Channel Timer – SCTM	. 10
	Basic Function Timer – BFTM	. 10
	Watchdog Timer – WDT	. 11
	Real-Time Clock – RTC	. 11
	Inter-integrated Circuit – I ² C	. 11
	Serial Peripheral Interface – SPI	. 12
	Universal Synchronous Asynchronous Receiver Transmitter – USART	. 12
	Universal Asynchronous Receiver Transmitter – UART	. 12
	Smart Card Interface – SCI	. 13
	Inter-IC Sound – I ² S	. 13
	Cyclic Redundancy Check – CRC	. 13
	Peripheral Direct Memory Access – PDMA	. 14
	External Bus Interface – EBI	. 14
	Universal Serial Bus Device Controller – USB	. 15
	Debug Support	. 15
	Package and Operation Temperature	. 15
3	Overview	16
	Device Information	
	Block Diagram	
	Memory Map	
	Clock Structure	
4		
4	Pin Assignment	22



5	Electrical Characteristics	. 29
	Absolute Maximum Ratings	. 29
	Recommended DC Operating Conditions	. 29
	On-Chip LDO Voltage Regulator Characteristics	. 29
	Power Consumption	. 30
	Reset and Supply Monitor Characteristics.	. 31
	External Clock Characteristics	. 32
	Internal Clock Characteristics	. 33
	PLL Characteristics	. 33
	Memory Characteristics	. 33
	I/O Port Characteristics	. 34
	ADC Characteristics	. 35
	Comparator Characteristics	. 36
	SCTM/GPTM/MCTM Characteristics	. 37
	I ² C Characteristics	. 37
	SPI Characteristics	. 38
	I ² S Characteristics	. 40
	USB Characteristics	.41
•	Deales as Information	40
6	Package Information	
	SAW Type 33-pin QFN (4mm × 4mm) Outline Dimensions	. 43
	48-pin LQFP (7mm × 7mm) Outline Dimensions	. 44
	64-pin LQFP (7mm × 7mm) Outline Dimensions	. 45



List of Tables

Table 1. Feat	tures and Peripheral List	16
Table 2. Reg	gister Map	19
Table 3. Pin	Assignment	25
Table 4. Pin	Description	27
Table 5. Abso	olute Maximum Ratings	29
Table 6. Rec	commended DC Operating Conditions	29
Table 7. LDC	O Characteristics	29
Table 8. Pow	ver Consumption Characteristics	30
Table 9. V_{DD}	Power Reset Characteristics	31
Table 10. LV	D/BOD Characteristics	31
Table 11. Hig	gh Speed External Clock (HSE) Characteristics	32
Table 12. Lov	w Speed External Clock (LSE) Characteristics	32
Table 13. Hig	gh Speed Internal Clock (HSI) Characteristics	33
Table 14. Lov	w Speed Internal Clock (LSI) Characteristics	33
Table 15. PL	L Characteristics	33
Table 16. Fla	ash Memory Characteristics	33
Table 17. I/O	Port Characteristics	34
Table 18. AD	OC Characteristics	35
Table 19. Co	mparator Characteristics	36
Table 20. SC	CTM/GPTM/MCTM Characteristics	37
Table 21. I ² C	Characteristics	37
Table 22. SP	Pl Characteristics	38
Table 23. I ² S	S Characteristics	40
Table 24. US	SB DC Electrical Characteristics	41
Table 25. US	SB AC Electrical Characteristics	41



List of Figures

Figure 1. Block Diagram	17
Figure 2. Memory Map	18
Figure 3. Clock Structure	21
Figure 4. 33-pin QFN Pin Assignment	22
Figure 5. 48-pin LQFP Pin Assignment	23
Figure 6. 64-pin LQFP Pin Assignment	24
Figure 7. ADC Sampling Network Model	36
Figure 8. I ² C Timing Diagrams	38
Figure 9. SPI Timing Diagrams – SPI Master Mode	39
Figure 10. SPI Timing Diagrams – SPI Slave Mode with CPHA=1	39
Figure 11. Timing of I ² S Master Mode	40
Figure 12. Timing of I ² S Slave Mode	40
Figure 13 USB Signal Rise Time and Fall Time and Cross-Point Voltage (V _{CRS}) Definition	41



1 General Description

The Holtek HT32F52342/52352 devices are high performance, low power consumption 32-bit microcontrollers based around an Arm® Cortex®-M0+ processor core. The Cortex®-M0+ is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer, and including advanced debug support.

The devices operate at a frequency of up to 48 MHz with a Flash accelerator to obtain maximum efficiency. It provides up to 128 KB of embedded Flash memory for code/data storage and 16 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as ADC, I²C, USART, UART, SPI, I²S, GPTM, MCTM, SCI, CRC-16/32, RTC, WDT, PDMA, EBI, USB2.0 FS, SW-DP (Serial Wire Debug Port), etc., are also implemented in the device series. Several power saving modes provide the flexibility for maximum optimisation between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features ensure that the devices are suitable for use in a wide range of applications, especially in areas such as white goods application control, power monitors, alarm systems, consumer products, handheld equipment, data logging applications, motor control and so on.





2 Features

Core

- 32-bit Arm® Cortex®-M0+ processor core
- Up to 48 MHz operating frequency
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M0+ processor is a very low gate count, highly energy efficient processor that is intended for microcontroller and deeply embedded applications that require an area optimized, low-power processor. The processor is based on the ARMv6-M architecture and supports Thumb® instruction sets, single-cycle I/O ports, hardware multiplier and low latency interrupt respond time.

On-Chip Memory

- Up to 128 KB on-chip Flash memory for instruction/data and option byte storage
- 16 KB on-chip SRAM
- Supports multiple boot modes

The Arm® Cortex®-M0+ processor accesses and debug accesses share the single external interface to external AHB peripherals. The processor access takes priority over debug access. The maximum address range of the Cortex®-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M0+ processor to reduce the software complexity of repeated implementation by different device vendors. However, some regions are used by the Arm® Cortex®-M0+ system peripherals. Refer to the Arm® Cortex®-M0+ Technical Reference Manual for more information. Figure 2 shows the memory map of the HT32F52342/52352 series of devices, including code, SRAM, peripheral, and other pre-defined regions.

Flash Memory Controller – FMC

- Flash accelerator for maximum efficiency
- 32-Bit word programming with In System Programming (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions and pre-fetch buffer for the embedded on-chip Flash Memory. Since the access speed of the Flash Memory is slower than the CPU, a wide access interface with a pre-fetch buffer and cache are provided for the Flash Memory in order to reduce the CPU waiting time which will cause CPU instruction execution delays. Flash Memory word program/page erase functions are also provided.

Reset Control Unit - RSTCU

- Supply supervisor:
 - Power On Reset / Power Down Reset POR/PDR
 - Brown-out Detector BOD
 - Programmable Low Voltage Detector LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller. The resets can be triggered by an external signal, internal events and the reset generators.



Clock Control Unit - CKCU

- External 4 to 16 MHz crystal oscillator
- External 32,768 Hz crystal oscillator
- Internal 8 MHz RC oscillator trimmed to ±2 % accuracy at 3.3V operating voltage and 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Integrated system clock PLL
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control unit, CKCU, provides a range of oscillator and clock functions. These include a High Speed Internal RC oscillator (HSI), a High Speed External crystal oscillator (HSE), a Low Speed Internal RC oscillator (LSI), a Low Speed External crystal oscillator (LSE), a Phase Lock Loop (PLL), a HSE clock monitor, clock prescalers, clock multiplexers, APB clock divider and gating circuitry. The AHB, APB and Cortex®-M0+ clocks are derived from the system clock (CK_SYS) which can come from the LSI, LSE, HSI, HSE or PLL. The Watchdog Timer and Real-Time Clock (RTC) use either the LSI or LSE as their clock source.

Power Management - PWRCU

- Single V_{DD} power supply: 2.0 V to 3.6 V
- Integrated 1.5 V LDO regulator for MCU core, peripherals and memories power supply
- V_{BAT} battery power supply for RTC and backup registers
- Three power domains: V_{DD}, V_{CORE} and Backup
- Four power saving modes: Sleep, Deep-Sleep1, Deep-Sleep2, Power-Down

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in these devices provides many types of power saving modes such as Sleep, Deep-Sleep1, Deep-Sleep2 and Power-Down modes. These operating modes reduce the power consumption and allow the application to achieve the best trade-off between the conflicting demands of CPU operating time, speed and power consumption.

External Interrupt/Event Controller – EXTI

- Up to 16 EXTI lines with configurable trigger source and type
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge, or both edges
- Individual interrupt enable, wakeup enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate a wake-up event or interrupt requests independently. Each EXTI line can also be masked independently.

Analog to Digital Converter – ADC

- 12-bit SAR ADC engine
- Up to 1 Msps conversion rate
- Up to 12 external analog input channels

A 12-bit multi-channel ADC is integrated in the device. There are multiplexed channels, which include 12 external analog signal channels and 2 internal channels which can be measured. If the input voltage is required to remain within a specific threshold window, an Analog Watchdog function



will monitor and detect these signals. An interrupt will then be generated to inform the device that the input voltage is not within the preset thresholds. There are three conversion modes to convert an analog signal to digital data. The ADC can be operated in one shot, continuous and discontinuous conversion modes.

Analog Comparator - CMP

- Rail-to-rail comparator
- Each comparator has configurable negative inputs used for flexible voltage selection
- Dedicated I/O pins or internal voltage reference provided by 6-bit scaler
- Programmable hysteresis
- Programming response speed and power consumption
- Comparator output can be routed to I/O pin or to multiple timers or ADC trigger input
- 6-bit scaler can be configurable to dedicated I/O for voltage reference
- Interrupt generation capability with wakeup from Sleep or Deep Sleep modes through the EXTI controller

Two general purpose comparators (CMP) are implemented within the device. They can be configured either as standalone comparators or combined with the different kinds of peripheral IPs. Each comparator is capable of asserting interrupts to the NVIC or waking up the MCU from Sleep or Deep Sleep modes through the EXTI wakeup event management unit.

I/O Ports - GPIO

- Up to 51 GPIOs
- Port A, B, C, D are mapped as 16 external interrupts EXTI
- Almost all I/O pins have a configurable output driving current.

There are up to 51 General Purpose I/O pins, GPIO, named from PA0 \sim PA15, PB0 \sim PB8, PB10 \sim PB15. PC0 \sim PC15 and PD0 \sim PD3 for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximise flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.

Motor Control Timer – MCTM

- 16-bit up, down, up/down auto-reload counter
- Up to 4 independent channels
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output
- Complementary Outputs with programmable dead-time insertion
- Supports 3-phase motor control and hall sensor interface
- Break input to force the timer's output signals into a reset or fixed condition



The Motor Control Timer Module, MCTM, consists of a single 16-bit up/down counter, four 16-bit CCRs (Capture/Compare Registers), single one 16-bit counter-reload register (CRR), single 8-bit repetition counter and several control/status registers. It can be used for a variety of purposes including measuring the pulse widths of input signals or generating output waveforms such as compare match outputs, PWM outputs or complementary PWM outputs with dead-time insertion. The MCTM is capable of offering full functional support for motor control, hall sensor interfacing and brake input.

General-Purpose Timer – GPTM

- 16-bit up, down, up/down auto-reload counter
- Up to 4 independent channels for each timer
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output
- Encoder interface controller with two inputs using quadrature decoder

The General Purpose Timer Module, GPTM, consists of one 16-bit up/down-counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter Reload Register (CRR) and several control / status registers. They can be used for a variety of purposes including general time measurement, input signal pulse width measurement, output waveform generation such as single pulse generation, or PWM output generation. The GPTM supports an Encoder Interface using a decoder with two inputs.

Single Channel Timer - SCTM

- 16-bit auto-reload up-counter
- One channel for each timer
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned

The Single-Channel Timer Module, SCTM, consists of one 16-bit up-counter, one 16-bit Capture / Compare Register (CCR), one 16-bit Counter-Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as PWM output.

Basic Function Timer – BFTM

- One 32-Bit compare / match count-up counter no I/O control
- One shot mode counting stops after a match condition
- Repetitive mode counter restarts when compare match occurs

The Basic Function Timer Module, BFTM, is a simple 32-bit up-counting counter designed to measure time intervals and generate a one shot or repetitive interrupts. The BFTM can operate in two modes, repetitive and one shot modes. In the repetitive mode, the counter will restart at each compare match event. The BFTM also supports a one shot mode which will force the counter to stop counting when a compare match event occurs.



Watchdog Timer - WDT

- 12-Bit down counter with 3-bit prescaler
- Provides reset to the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuit that can be used to detect a system lock-up due to software trapped in a deadlock. It includes a 12-bit count-down counter, a prescaler, a WDT delta value register, WDT operation control circuitry and a WDT protection mechanism. If the software does not reload the counter value before a Watchdog Timer underflow occurs, a reset will be generated when the counter underflows. In addition, a reset is also generated if the software reloads the counter before it reaches a delta value. This means the counter must be reloaded within a limited timing window using a specific method. The Watchdog Timer counter can be stopped while the processor is in the debug mode. The register write protect function which can be enabled to prevent an unexpected change in the Watchdog timer configuration.

Real-Time Clock - RTC

- 32-Bit up-counter with a programmable prescaler
- Alarm function
- Interrupt and Wake-up event

The Real-Time Clock, RTC, includes an APB interface, a 32-bit count-up counter, a control register, a prescaler, a compare register and a status register. Most of the RTC circuits are located in the Backup Domain except for the APB interface. The APB interface is located in the V_{CORE} power domain. Therefore, it is necessary to be isolated from the ISO signal that comes from the power control unit when the V_{CORE} power domain is powered off, that is when the device enters the Power-Down mode. The RTC counter is used as a wakeup timer to generate a system resume signal from the Power-Down mode.

Inter-integrated Circuit – I²C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Provides an arbitration function and clock synchronisation
- Supports 7-bit and 10-bit addressing modes and general call addressing
- Supports slave multi-addressing mode with maskable address

The I²C is an internal circuit allowing communication with an external I²C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line, SDA, and a serial clock line, SCL. The I²C module provides three data transfer rates: 100 kHz in the Standard mode, 400 kHz in the Fast mode and 1 MHz in the Fast plus mode. The SCL period generation register is used to setup different kinds of duty cycle implementations for the SCL pulse.

The SDA line which is connected directly to the I²C bus is a bi-directional data line between the master and slave devices and is used for data transmission and reception. The I²C also has an arbitration detect function and clock synchronisation to prevent situations where more than one master attempts to transmit data to the I²C bus at the same time.



Serial Peripheral Interface – SPI

- Supports both master and slave modes
- Frequency of up to (f_{PCLK}/2) MHz for the master mode and (f_{PCLK}/3) MHz for the slave mode
- FIFO Depth: 8 levels
- Multi-master and multi-slave operation

The Serial Peripheral Interface, SPI, provides an SPI protocol data transmit and receive function in both master and slave mode. The SPI interface uses 4 pins, which are the serial data input and output lines, MISO and MOSI, the clock line, SCK, and the slave select line, SEL. One SPI device acts as a master device which controls the data flow using the SEL and SCK signals to indicate the start of data communication and the data sampling rate. To receive a data byte, the streamed data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data transmission is carried out in a similar way but in a reverse sequence. The mode fault detection provides a capability for multi-master applications.

Universal Synchronous Asynchronous Receiver Transmitter – USART

- Supports both asynchronous and clocked synchronous serial communication modes
- Programmable baud rate clock frequency up to $(f_{PCLK}/16)$ MHz for Asynchronous mode and $(f_{PCLK}/8)$ MHz for synchronous mode
- Full duplex communication
- Fully programmable serial communication characteristics including:
 - Word length: 7, 8, or 9-bit character
 - Parity: Even, odd, or no-parity bit generation and detection
 - Stop bit: 1 or 2 stop bit generation
 - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun, and frame error
- Auto hardware flow control mode RTS, CTS
- IrDA SIR encoder and decoder
- RS485 mode with output enable control
- FIFO Depth: 8-level for both receiver and transmitter

The Universal Synchronous Asynchronous Receiver Transceiver, USART, provides a flexible full duplex data exchange using synchronous or asynchronous data transfer. The USART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The USART peripheral function supports four types of interrupt including Line Status Interrupt, Transmitter FIFO Empty Interrupt, Receiver Threshold Level Reaching Interrupt and Time Out Interrupt. The USART module includes a transmitter FIFO, (TX_FIFO) and receiver FIFO (RX_FIFO). The software can detect a USART error status by reading the USART Status & Interrupt Flag Register, USRSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

Universal Asynchronous Receiver Transmitter – UART

- Asynchronous serial communication operating baud-rate clock frequency up to (f_{PCLK}/16) MHz
- Full duplex communication
- Fully programmable serial communication characteristics including:
 - Word length: 7, 8, or 9-bit character
 - Parity: Even, odd, or no-parity bit generation and detection
 - Stop bit: 1 or 2 stop bit generation
 - Bit order: LSB-first or MSB-first transfer



■ Error detection: Parity, overrun, and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the UART Status & Interrupt Flag Register, URSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

Smart Card Interface - SCI

- Supports ISO 7816-3 standard
- Character Transfer mode
- Single transmit buffer and single receive buffer
- 11-bit ETU (elementary time unit) counter
- 9-bit guard time counter
- 24-bit general purpose waiting time counter
- Parity generation and checking
- Automatic character retry on parity error detection in transmission and reception modes

The Smart Card Interface is compatible with the ISO 7816-3 standard. This interface includes Card Insertion/Removal detection, SCI data transfer control logic and data buffers, internal Timer Counters and corresponding control logic circuits to perform all the necessary Smart Card operations. The Smart Card interface acts as a Smart Card Reader to facilitate communication with the external Smart Card. The overall functions of the Smart Card interface are controlled by a series of registers including control and status registers together with several corresponding interrupts which are generated to get the attention of the microcontroller for SCI transfer status.

Inter-IC Sound - I2S

- Master or slave mode
- Mono and stereo
- I²S-justified, Left-justified and Right-justified mode
- 8/16/24/32-bit sample size with 32-bit channel extended
- 8 × 32-bit TX & RX FIFO with PDMA supported
- 8-bit Fractional Clock Divider with rate control

The I²S is a synchronous communication interface that can be used as a master or slave to exchange data with other audio peripherals, such as ADCs or DACs. The I²S supports a variety of data formats. In addition to the stereo I²S-justified, Left-justified and Right-justified modes, there are mono PCM modes with 8/16/24/32-bit sample size. When the I²S operates in the master mode, then when using the fractional divider, it can provide an accurate sampling frequency output and support the rate control function and fine-tuning of the output frequency to avoid system problems caused by the cumulative frequency error between different devices.

Cyclic Redundancy Check - CRC

- Supports CRC16 polynomial: 0x8005, $X^{16} + X^{15} + X^2 + 1$
- Supports CCITT CRC16 polynomial: 0x1021, $X^{16} + X^{12} + X^5 + 1$
- Supports IEEE-802.3 CRC32 polynomial: 0x04C11DB7, $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$



- Supports 1's complement, byte reverse & bit reverse operation on data and checksum
- Supports byte, half-word & word data size
- Programmable CRC initial seed value
- CRC computation executed in 1 AHB clock cycle for 8-bit data and 4 AHB clock cycles for 32-bit data
- Supports PDMA to complete a CRC computation of a block of memory

The CRC calculation unit is an error detection technique test algorithm which is used to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as its input and generates a 16- or 32-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described above. If the new CRC code result does not match the one calculated earlier, then this means that the data stream contains a data error.

Peripheral Direct Memory Access - PDMA

- 6 channels with trigger source grouping
- 8-/16-/32-bit width data transfer
- Supports Linear address, circular address and fixed address modes
- 4-level programmable channel priority
- Auto reload mode
- Supports trigger source: ADC, SPI, USART, UART, I²C, I²S, GPTM, MCTM, SCI and software request

The Peripheral Direct Memory Access controller, PDMA, moves data between the peripherals and the system memory on the AHB bus. Each PDMA channel has a source address, destination address, block length and transfer count. The PDMA can exclude the CPU intervention and avoid interrupt service routine execution. It improves system performance as the software does not need to connect each data movement operation.

External Bus Interface - EBI

- Programmable interface for various memory types
- Translate the AHB transactions into the appropriate external device protocol
- Individual chip select signal for per memory bank
- Programmable timing to support a wide range of devices
- Automatic translation when AHB transaction width and external memory interface width is different
- Write buffer to decrease the stalling of the AHB write burst transaction
- Multiplexed and non-multiplexed address and data line configurations
 - Up to 21 address lines
 - Up to 16-bit data bus width

The external bus interface is able to access external parallel interface devices such as SRAM, Flash and LCD modules. The interface is memory mapped into the CPU internal address map. The data and address lines are multiplexed in order to reduce the number of pins required to connect to the external devices. The read/write timing of the bus can be adjusted to meet the timing specification of the external devices. Note the interface only supports asynchronous 8 or 16-bit bus interface.



Universal Serial Bus Device Controller – USB

- Complies with USB 2.0 full-speed (12 Mbps) specification
- On-chip USB full-speed transceiver
- 1 control endpoint (EP0) for control transfer
- 3 single-buffered endpoints for bulk and interrupt transfer
- 4 double-buffered endpoints for bulk, interrupt and isochronous transfer
- 1,024 bytes EP SRAM used as the endpoint data buffers

The USB device controller is compliant with the USB 2.0 full-speed specification. There is one control endpoint known as Endpoint 0 and seven configurable endpoints. A 1024-byte EP_SRAM is used as the endpoint buffer. Each endpoint buffer size is programmable using corresponding registers, which provides maximum flexibility for various applications. The integrated USB full-speed transceiver helps to minimise the overall system complexity and cost. The USB functional block also contains the resume and suspend feature to meet the requirements of low-power consumption.

Debug Support

- Serial Wire Debug Port SW-DP
- 4 comparators for hardware breakpoint or code / literal patch
- 2 comparators for hardware watchpoints

Package and Operation Temperature

- 33-pin QFN, 48/64-pin LQFP packages
- Operation temperature range: -40 °C to 85 °C



3 Overview


Device Information

Table 1. Features and Peripheral List

Perip	herals	HT32F52342	HT32F52352				
Main Flash (KB)		64	127.5				
Option Bytes Flash (KB)	0.5	0.5				
SRAM (KB)		8	16				
	MCTM	1					
	GPTM	2	2				
Timers	SCTM	2	2				
Tillers	BFTM	2	2				
	RTC	1					
	WDT	1					
	USB	1					
	SPI	2					
	USART	2					
Communication	UART	2	2				
	I ² C	2					
	I ² S	1					
	SCI (ISO7816-3)	2					
EBI		1					
CRC-16/32		1					
GPIO		Up to	o 51				
EXTI		1	6				
12-bit ADC		1					
Number of channels		12 Externa	l Channels				
Comparator		2	2				
CPU frequency		Up to 48 MHz					
Operating voltage		2.0 V ~ 3.6 V					
Operating temperature		-40 °C ~ 85 °C					
Package		33-pin QFN, 48	8/64-pin LQFP				



Block Diagram



Alternate function:

Figure 1. Block Diagram



Memory Map




Figure 2. Memory Map



Table 2. Register Map

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	USART0	Dus
0x4000_0000 0x4000 1000	0x4000_0FFF	UART0	
0x4000_1000 0x4000_2000	0x4000_1111	Reserved	
0x4000_2000 0x4000 4000	0x4000_3FFF	SPI0	
0x4000_4000 0x4000_5000	0x4000_4111	Reserved	
0x4001_0000	0x4000_1111	ADC	
0x4001_0000 0x4001_1000	0x4001_0111	Reserved	
0x4001_1000 0x4002_2000	0x4002_1111	AFIO	
0x4002_2000 0x4002_3000	0x4002_3FFF	Reserved	
0x4002_3000 0x4002_4000	0x4002_3FFF	EXTI	_
0x4002_4000 0x4002_5000	0x4002_4FFF 0x4002_5FFF	Reserved	_
	_	l ² S	_
0x4002_6000	0x4002_6FFF	Reserved	
0x4002_7000	0x4002_BFFF		
0x4002_C000	0x4002_CFFF	MCTM	
0x4002_D000	0x4003_3FFF	Reserved	
0x4003_4000	0x4003_4FFF	SCTM0	
0x4003_5000	0x4003_9FFF	Reserved	
0x4003_A000	0x4003_AFFF	SCI1	
0x4003_B000	0x4004_0FFF	Reserved	
0x4004_0000	0x4004_0FFF	USART1	
0x4004_1000	0x4004_1FFF	UART1	APB
0x4004_2000	0x4004_2FFF	Reserved	
0x4004_3000	0x4004_3FFF	SCI0	
0x4004_4000	0x4004_4FFF	SPI1	
0x4004_5000	0x4004_7FFF	Reserved	_
0x4004_8000	0x4004_8FFF	I ² C0	_
0x4004_9000	0x4004_9FFF	I ² C1	_
0x4004_A000	0x4005_7FFF	Reserved	
0x4005_8000	0x4005_8FFF	Comparator	
0x4005_9000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	RTC & PWRCU	
0x4006_B000	0x4006_DFFF	Reserved	
0x4006_E000	0x4006_EFFF	GPTM0	
0x4006_F000	0x4006_FFFF	GPTM1	_
0x4007_0000	0x4007_3FFF	Reserved	
0x4007_4000	0x4007_4FFF	SCTM1	
0x4007_5000	0x4007_5FFF	Reserved	ĺ
0x4007_6000	0x4007_6FFF	BFTM0	
0x4007_7000	0x4007_7FFF	BFTM1	
0x4007_8000	0x4007_FFFF	Reserved	



Start Address	End Address	Peripheral	Bus
0x4008_0000	0x4008_1FFF	FMC	
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU & RSTCU	
0x4008_A000	0x4008_BFFF	CRC	
0x4008_C000	0x4008_FFFF	Reserved	
0x4009_0000	0x4009_1FFF	PDMA	
0x4009_2000	0x4009_7FFF	Reserved	
0x4009_8000	0x4009_9FFF	EBI	
0x4009_A000	0x400A_7FFF	Reserved	AHB
0x400A_8000	0x400A_9FFF	USB	
0x400A_A000	0x400A_BFFF	USB EP_SRAM	
0x400A_C000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIOA	
0x400B_2000	0x400B_3FFF	GPIOB	
0x400B_4000	0x400B_5FFF	GPIOC	
0x400B_6000	0x400B_7FFF	GPIOD	
0x400B_8000	0x400F_FFFF	Reserved	



Clock Structure




Figure 3. Clock Structure



4

Pin Assignment




Figure 4. 33-pin QFN Pin Assignment






Figure 5. 48-pin LQFP Pin Assignment






Figure 6. 64-pin LQFP Pin Assignment



 Table 3. Pin Assignment

	Package								Alternat	te Funct	ion Mapı	oing						
	uonugo		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
64 LQFP	48 LQFP	33 QFN	System Default	GPIO	ADC	CMP	MCTM /GPTM	SPI	USART /UART	I ² C	SCI	EBI	I2S	N/A	N/A	SCTM	N/A	System Other
1	1	1	PA0		ADC_ IN0		GT1_ CH0	SPI1_ SCK	USR0_ RTS	I2C1_ SCL	SCI0_ CLK		I2S_ WS					
2	2	2	PA1		ADC_ IN1		GT1_ CH1	SPI1_ MOSI	USR0_ CTS	I2C1_ SDA	SCI0_ DIO		I2S_ BCLK					
3	3	3	PA2		ADC_ IN2		GT1_ CH2	SPI1_ MISO	USR0_ TX				I2S_ SDO					
4	4	4	PA3		ADC_ IN3		GT1_ CH3	SPI1_ SEL	USR0_ RX				I2S_ SDI					
5	5	5	PA4		ADC_ IN4		GT0_ CH0	SPI0_ SCK	USR1_ TX	I2C0_ SCL	SCI1_ CLK							
6	6	6	PA5		ADC_ IN5		GT0_ CH1	SPI0_ MOSI	USR1_ RX	I2C0_ SDA	SCI1_ DIO							
7	7		PA6		ADC_ IN6		GT0_ CH2	SPI0_ MISO	USR1_ RTS		SCI1_ DET							
8	8		PA7		ADC_ IN7		GT0_ CH3	SPI0_ SEL	USR1_ CTS				I2S_ MCLK					
9			VDD_4															
10			VSS_4															
11	9		PC4		ADC_ IN8		GT0_ CH0	SPI1_ SEL	UR0_ TX	I2C1_ SCL		EBI_ A19				SCTM0		
12	10		PC5		ADC_ IN9		GT0_ CH1	SPI1_ SCK	UR0_ RX	I2C1_ SDA		EBI_ A20				SCTM1		
13			PC8		ADC_ IN10		GT0_ CH2	SPI1_ MOSI				EBI_ A0						
14			PC9		ADC_ IN11		GT0_ CH3	SPI1_ MISO				EBI_ A1						
15	11	7	PC6				MT_ CH2		USR0_ TX	I2C0_ SCL								
15	11	7	USBDM															
16	12	8	USBDP															
16	12	8	PC7				MT_ CH2N		USR0_ RX	I2C0_ SDA								
17	13	9	CLDO															
18	14	10	VDD_1															
19	15	11	VSS_1															
20	16	12	nRST															
21	17		VBAT															
22	18	13	X32KIN	PB10														
23	19 20	14 15	X32KOUT RTCOUT	PB11														WAKE-
25			PD0							I2C0_ SDA		EBI_ A18	I2S_ SDI			SCTM0		UP
26	21	16	XTALIN	PB13						CDA		7110	501					
27	22	17	XTALOUT	PB14														
28	23		PB15				MT_ CH0	SPI0_ SEL	USR1_ TX	I2C1_ SCL		EBI_ A16	I2S_ MCLK					
29	24		PC0				MT_ CH0N	SPI0_ SCK	USR1_ RX	I2C1_ SDA		EBI_ A17						
30			PC10				GT1_ CH0	SPI1_ SEL				EBI_ AD13	I2S_ WS					
31			PC11				GT1_ CH1	SPI1_ SCK				EBI_ AD14	I2S_ BCLK					
32			PC12				GT1_ CH2	SPI1_ MOSI	UR1_ TX	I2C0_ SCL		EBI_ AD15	I2S_ SDO					
33			PC13				GT1_ CH3	SPI1_ MISO	UR1_ RX	I2C0_ SDA		EBI_ CS3	I2S_ SDI					



Packago									Alterna	te Funct	ion Mapı	oing						
Р	ackage		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
64 LQFP	48 LQFP	33 QFN	System Default	GPIO	ADC	СМР	MCTM /GPTM	SPI	USART /UART	I ² C	SCI	EBI	I ² S	N/A	N/A	SCTM	N/A	System Other
34	25		PA8						USR0_ TX		SCI1_ CLK		I2S_ MCLK					
35	26	18	PA9 _BOOT					SPI0_ MOSI			SCI1_ DIO	EBI_ A1	12S_ WS					скоит
36	27		PA10				MT_ CH1		USR0_ RX		SCI0_ DET							
37	28		PA11				MT_ CH1N	SPI0_ MISO			SCI1_ DET	EBI_ A0	I2S_ MCLK			SCTM0		
38	29	19	SWCLK	PA12														
39	30	20	SWDIO	PA13														
40	31	21	PA14				MT_ CH0	SPI1_ SEL	USR1_ TX	I2C1_ SCL	SCI0_ CLK	EBI_ AD0						
41	32	22	PA15				MT_ CH0N	SPI1_ SCK	USR1_ RX	I2C1_ SDA	SCI0_ DIO	EBI_ AD1				SCTM1		
42			VDD_2															
43			VSS_2															
44	33	23	PB0				MT_ CH1	SPI1_ MOSI	USR0_ TX	I2C0_ SCL		EBI_ AD2						
45	34	24	PB1				MT_ CH1N	SPI1_ MISO	USR0_ RX	I2C0_ SDA		EBI_ AD3						
46			PD1				MT_ CH2		USR1_ RTS		SCI0_ CLK	EBI_ AD10						
47			PD2				MT_ CH2N		USR1_ CTS		SCI0_ DIO	EBI_ AD11						
48			PD3				MT_ CH3				SCI0_ DET	EBI_ AD12						
	35		VDD_2															
	36	33	VSS_2															
49	37	25	PB2				MT_ CH2	SPI0_ SEL	UR0_ TX			EBI_ AD4						
50	38	26	PB3				MT_ CH2N	SPI0_ SCK	UR0_ RX			EBI_ AD5				SCTM1		
51	39	27	PB4				MT_ BRK	SPI0_ MOSI	UR1_ TX			EBI_ AD6				SCTM0		
52	40	28	PB5				MT_ BRK	SPI0_ MISO	UR1_ RX			EBI_ AD7						
53			PC14				MT_ CH3			I2C0_ SCL		EBI_ AD8						
54			PC15							I2C0_ SDA		EBI_ AD9				SCTM1		
55			VDD_3															
56			VSS_3															
57	41		PC1			CN0	MT_ CH0	SPI1_ SEL	UR1_ TX			EBI_ OE	I2S_ MCLK					
58	42		PC2			CP0	MT_ CH0N	SPI1_ SCK				EBI_ CS0						
59	43		PC3			COUT0		SPI1_ MOSI	UR1_ RX			EBI_ WE						
60	44		PB6			CN1	MT_ CH2	SPI1_ MISO	UR0_ TX		SCI1_ CLK	EBI_ ALE	I2S_ BCLK					
61	45	29	PB7			CP1	MT_ CH2N			I2C1_ SCL	SCI1_ DET	EBI_ CS1	I2S_ SDO					
62	46	30	PB8			COUT1	MT_ CH3		UR0_ RX	I2C1_ SDA	SCI1_ DIO	EBI_ CS2	I2S_ SDI					
63	47	31	VDDA															
64	48	32	VSSA															



Table 4. Pin Description

Pin	Numb	er	D:		1/0	Outroot	Description
64 LQFP	48 LQFP	33 QFN	Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Default Function (AF0)
1	1	1	PA0	AI/O	33V	4/8/12/16 mA	PA0
2	2	2	PA1	AI/O	33V	4/8/12/16 mA	PA1
3	3	3	PA2	AI/O	33V	4/8/12/16 mA	PA2
4	4	4	PA3	AI/O	33V	4/8/12/16 mA	PA3
5	5	5	PA4	AI/O	33V	4/8/12/16 mA	PA4, this pin provides a USART_TX function in the Boot loader mode
6	6	6	PA5	AI/O	33V	4/8/12/16 mA	PA5, this pin provides a USART_RX function in the Boot loader mode
7	7		PA6	AI/O	33V	4/8/12/16 mA	PA6
8	8		PA7	AI/O	33V	4/8/12/16 mA	PA7
9			VDD_4	Р	_	_	Voltage for digital I/O
10			VSS_4	Р	_		Ground reference for digital I/O
11	9		PC4	AI/O	33V	4/8/12/16 mA	PC4
12	10		PC5	AI/O	33V	4/8/12/16 mA	PC5
13			PC8	AI/O	33V	4/8/12/16 mA	PC8
14			PC9	AI/O	33V	4/8/12/16 mA	PC9
15	11	7	PC6	I/O	33V	4/8/12/16 mA	PC6
15	11	7	USBDM	AI/O	_	_	USB Differential data bus conforming to the Universal Serial Bus standard.
16	12	8	USBDP	AI/O	_	_	USB Differential data bus conforming to the Universal Serial Bus standard.
16	12	8	PC7	I/O	33V	4/8/12/16 mA	PC7
17	13	9	CLDO	Р	_	_	Core power LDO V _{CORE} output It must be connected a 2.2 µF capacitor as close as possible between this pin and VSS_1
18	14	10	VDD_1	Р	_	_	Voltage for digital I/O
19	15	11	VSS_1	Р	_	_	Ground reference for digital I/O
20	16	12	nRST	I(BK)	33V_PU	_	External reset pin and external wakeup pin in the Power-Down mode
21	17		VBAT	Р	_	_	Battery power input for the backup domain
22	18	13	PB10 ⁽⁴⁾	AI/O(BK)	33V	< 2 mA	X32KIN
23	19	14	PB11 ⁽⁴⁾	AI/O(BK)	33V	< 2 mA	X32KOUT
24	20	15	PB12 ⁽⁴⁾	I/O(BK)	33V	< 2 mA	RTCOUT
25			PD0	I/O	33V	4/8/12/16 mA	PD0
26	21	16	PB13	AI/O	33V	4/8/12/16 mA	XTALIN
27	22	17	PB14	AI/O	33V	4/8/12/16 mA	XTALOUT
28	23		PB15	I/O	33V	4/8/12/16 mA	PB15
29	24		PC0	I/O	33V	4/8/12/16 mA	PC0
30			PC10	I/O	33V	4/8/12/16 mA	PC10
31			PC11	I/O	33V	4/8/12/16 mA	PC11
32			PC12	I/O	33V	4/8/12/16 mA	PC12
33			PC13	I/O	33V	4/8/12/16 mA	PC13



Pin Number						Description	
64 LQFP	48 LQFP	33 QFN	Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Default Function (AF0)
34	25		PA8	I/O	33V_PU	4/8/12/16 mA	PA8
35	26	18	PA9	I/O	33V_PU	4/8/12/16 mA	PA9_BOOT
36	27		PA10	I/O	33V	4/8/12/16 mA	PA10
37	28		PA11	I/O	33V	4/8/12/16 mA	PA11
38	29	19	PA12	I/O	33V_PU	4/8/12/16 mA	SWCLK
39	30	20	PA13	I/O	33V_PU	4/8/12/16 mA	SWDIO
40	31	21	PA14	I/O	33V	4/8/12/16 mA	PA14
41	32	22	PA15	I/O	33V	4/8/12/16 mA	PA15
42			VDD_2	Р	_		Voltage for digital I/O
43			VSS_2	Р	_	_	Ground reference for digital I/O
44	33	23	PB0	I/O	33V	4/8/12/16 mA	PB0
45	34	24	PB1	I/O	33V	4/8/12/16 mA	PB1
46			PD1	I/O	33V	4/8/12/16 mA	PD1
47			PD2	I/O	33V	4/8/12/16 mA	PD2
48			PD3	I/O	33V	4/8/12/16 mA	PD3
	35		VDD_2	Р	_		Voltage for digital I/O
	36	33	VSS_2	Р	_	_	Ground reference for digital I/O
49	37	25	PB2	I/O	33V	4/8/12/16 mA	PB2
50	38	26	PB3	I/O	33V	4/8/12/16 mA	PB3
51	39	27	PB4	I/O	33V	4/8/12/16 mA	PB4
52	40	28	PB5	I/O	33V	4/8/12/16 mA	PB5
53			PC14	I/O	33V	4/8/12/16 mA	PC14
54			PC15	I/O	33V	4/8/12/16 mA	PC15
55			VDD_3	Р	_	_	Voltage for digital I/O
56			VSS_3	Р	_		Ground reference for digital I/O
57	41		PC1	AI/O	33V	4/8/12/16 mA	PC1
58	42		PC2	AI/O	33V	4/8/12/16 mA	PC2
59	43		PC3	AI/O	33V	4/8/12/16 mA	PC3
60	44		PB6	AI/O	33V	4/8/12/16 mA	PB6
61	45	29	PB7	AI/O	33V	4/8/12/16 mA	PB7
62	46	30	PB8	AI/O	33V	4/8/12/16 mA	PB8
63	47	31	VDDA	Р	_	_	Analog voltage for ADC and Comparator
64	48	32	VSSA	Р	_	_	Ground reference for the ADC and Comparator

Note: 1. I = input, O = output, A = Analog port, P = power supply, PU = pull-up, BK = Back-up domain

- 2. 33V = 3.3 V tolerant.
- 3. The GPIOs are in an AF0 state after a V_{CORE} power on reset (V_{CORE}_POR) except for the RTCOUT pin in the Backup Domain I/O. The RTCOUT pin is reset by the Backup Domain power-on-reset (PORB) or by the Backup Domain software reset (BAK_RST bit in BAK_CR register).
- 4. The backup domain of the I/O pins have a source current capability limitation of < 2 mA @ V_{DD} = 3.3 V. The typical sink current is 4/8 mA configurable @ V_{DD} = 3.3 V.
- 5. In the Boot loader mode, the USART interface and USB function can be used for communication.



5 Electrical Characteristics

Absolute Maximum Ratings

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 5. Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	External Main Supply Voltage	V _{SS} - 0.3	V _{SS} + 3.6	V
V_{DDA}	External Analog Supply Voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V _{BAT}	External Battery Supply Voltage	Vss - 0.3	V _{SS} + 3.6	V
V _{IN}	Input Voltage on I/O	Vss - 0.3	V _{DD} + 0.3	V
T _A	Ambient Operating Temperature Range	-40	+85	°C
T _{STG}	Storage Temperature Range	-60	+150	°C
TJ	Maximum Junction Temperature	_	125	°C
P _D	Total Power Dissipation	_	500	mW
V _{ESD}	Electrostatic Dscharge Voltage – Human Body Mode	-4000	+4000	V

Recommended DC Operating Conditions

Table 6. Recommended DC Operating Conditions

 T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	I/O Operating Voltage		2.0	3.3	3.6	V
V_{DDA}	Analog Operating Voltage		2.5	3.3	3.6	V
V_{BAT}	Battery Supply Operating Voltage		2.0	3.3	3.6	V

On-Chip LDO Voltage Regulator Characteristics

Table 7. LDO Characteristics

 T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Тур.	Max.	Unit
V_{LDO}	Internal Regulator Output Voltage	$V_{DD} \ge 2.0 \text{ V Regulator input @ }I_{LDO} = 35 \text{ mA and voltage, variant = } \pm 5 \text{ %,}$ after trimming.	1.425	1.5	1.57	V
I _{LDO}	Output Current	V _{DD} = 2.0 V Regulator input @ V _{LDO} = 1.5 V	_	35	_	mA
C_{LDO}	External Filter Capacitor Value for Internal Core Power Supply	The capacitor value is dependent upon the core power current consumption	_	2.2		μF



Power Consumption

Table 8. Power Consumption Characteristics

 T_A = 25 °C, unless otherwise specified.

Cumbal	Davamatav	Conditions	T	Max.	@ T _A	Unit
Symbol	Parameter	Conditions	Тур.	25 °C	85 °C	Unit
		V_{DD} = V_{BAT} = 3.3 V, HSI = 8 MHz, PLL = 48 MHz, f_{CPU} = 48 MHz, f_{BUS} = 48 MHz, all peripherals enabled	20	22.1	_	A
	Supply Current (Run Mode)	$V_{DD} = V_{BAT} = 3.3 \text{ V, HSI} = 8 \text{ MHz, PLL} = 48 \text{ MHz,}$ $f_{CPU} = 48 \text{ MHz, } f_{BUS} = 48 \text{ MHz, all peripherals disabled}$	10.1	11.6	_	mA
I_{DD}		$V_{DD} = V_{BAT} = 3.3 \text{ V, HSI off, PLL off, LSI on,}$ $f_{CPU} = 32 \text{ kHz, } f_{BUS} = 32 \text{ kHz, all peripherals enabled}$	44	55		
		V_{DD} = V_{BAT} = 3.3 V, HSI off, PLL off, LSI on, f_{CPU} = 32 kHz, f_{BUS} = 32 kHz, all peripherals disabled	40	51	_	μA
	Supply Current (Sleep Mode)	V_{DD} = V_{BAT} = 3.3 V, HSI = 8 MHz, PLL = 48 MHz, f_{CPU} = 0 MHz, f_{BUS} = 48 MHz, all peripherals enabled	12	13.8	_	mA
טטי		V_{DD} = V_{BAT} = 3.3 V, HSI = 8 MHz, PLL = 48 MHz, f_{CPU} = 0 MHz, f_{BUS} = 48 MHz, all peripherals disabled	2	2.3	_	111/
	Supply Current (Deep-Sleep1 Mode)	V_{DD} = V_{BAT} = 3.3 V, All clock off (HSE/HSI/PLL/LSE), LDO in low power mode, LSI on, RTC on	34	43.8	_	
	Supply Current (Deep-Sleep2 Mode)	V_{DD} = V_{BAT} = 3.3 V, All clock off (HSE/HSI/PLL/LSE), LDO off, DMOS on, LSI on, RTC on	5	12	_	
	Supply current	V_{DD} = V_{BAT} = 3.3 V, LDO off, DMOS off, LSE off, LSI on, RTC on	1.85	2.75	_	μA
	(Power-Down Mode)	V_{DD} = V_{BAT} = 3.3 V, LDO off, DOMS off, LSE off, LSI on, RTC off	1.80	2.67	_	μΛ
I _{BAT}	Battery Supply Current	V_{DD} not present, V_{BAT} = 3.3 V, LDO off, DMOS off, LSE off, LSI on, RTC on	1.36	2	_	
IRAI	(Power-Down Mode)	V_{DD} not present, V_{BAT} = 3.3 V, LDO off, DMOS off, LSE off, LSI on, RTC off	1.36	2	_	

Note: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.

- 2. LSE means 32.768 kHz low speed external oscillator. LSI means 32 kHz low speed internal oscillator.
- 3. RTC means Real-Time clock.
- 4. Code = while (1) { 208 NOP } executed in Flash.
- 5. f_{BUS} means f_{HCLK} and f_{PCLK}.



Reset and Supply Monitor Characteristics

Table 9. V_{DD} Power Reset Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _{POR}	Power on Reset Threshold (Rising Voltage on V _{DD})	T _A = -40 °C~ 85 °C	1.66	1.79	1.90	V
V _{PDR}	Power Down Reset Threshold (Falling Voltage on V _{DD})	1A40 C~ 65 C	1.49	1.64	1.78	V
V _{PORHYST}	POR Hysteresis	_	_	150		mV
t _{POR}	Reset Delay Time	V _{DD} = 3.3 V	_	0.1	0.2	ms

Note: 1. Data based on characterization results only, not tested in production.

2. If the LDO is turned on, the V_{DD} POR has to be in the de-assertion condition. When the V_{DD} POR is in the assertion state then the LDO will be turned off.

Table 10. LVD/BOD Characteristics

 T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Condition	ons	Min.	Тур.	Max.	Unit
V_{BOD}	Voltage of Brown Out Detection	After factory-trimmed (V _{DD} Falling edge)	2.02	2.1	2.18	V	
			LVDS = 000	2.17	2.25	2.33	V
			LVDS = 001	2.32	2.4	2.48	V
	Voltage of Low Voltage Detection	(V _{DD} Falling edge)	LVDS = 010	2.47	2.55	2.63	V
V			LVDS = 011	2.62	2.7	2.78	V
V_{LVD}			LVDS = 100	2.77	2.85	2.93	V
			LVDS = 101	2.92	3.0	3.08	V
			LVDS = 110	3.07	3.15	3.23	V
			LVDS = 111	3.22	3.3	3.38	V
V _{LVDHTST}	LVD Hysteresis	V _{DD} = 3.3 V	_	_	100	_	mV
$t_{\sf suLVD}$	LVD Setup Time	V _{DD} = 3.3 V	_	_	_	5	μs
t _{atLVD}	LVD Active Delay Time	V _{DD} = 3.3 V	_	_	_	_	μs
I _{DDLVD}	Operation Current ⁽²⁾	V _{DD} = 3.3 V	_	_	5	15	μΑ

Note: 1. Data based on characterization results only, not tested in production.

- 2. Bandgap current is not included.
- 3. LVDS field is in the PWRCU LVDCSR register



External Clock Characteristics

Table 11. High Speed External Clock (HSE) Characteristics

 T_A = 25 °C, unless otherwise specified.

		0 1111				
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	Operation Range	_	2.0	_	3.6	V
f _{HSE}	High Speed External Oscillator Frequency (HSE)	_	4	_	16	MHz
CL	Load Capacitance	V_{DD} = 3.3 V, R _{ESR} = 100 Ω @ 16 MHz	_	_	22	pF
R _{FHSE}	Internal Feedback Resistor between XTALIN and XTALOUT Pins	_	<u> </u>		_	МΩ
R _{ESR}	Equivalent Series Resistance	$V_{DD} = 3.3 \text{ V, } C_{L} = 12 \text{ pF}$ @ 16 MHz, HSEDR = 0			160	Ω
NESR		V _{DD} = 2.4 V, C _L = 12 pF @ 16 MHz, HSEDR = 1	_	_	100	
D _{HSE}	HSE Oscillator Duty cycle	_	<u> </u>		60	%
I _{DDHSE}	HSE Oscillator Current Consumption	V _{DD} = 3.3 V @ 16 MHz		TBD	_	mA
I _{PWDHSE}	HSE Oscillator Power Down Current	V _{DD} = 3.3 V	_	_	0.01	μA
t _{SUHSE}	HSE Oscillator Startup Time	V _{DD} = 3.3 V	_	_	4	ms

Table 12. Low Speed External Clock (LSE) Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _{BAK}	Operation Range	_	2.0	_	3.6	V
f _{CK_LSE}	LSE Frequency	V _{BAK} = 2.0 V ~ 3.6 V	_	32.768	_	kHz
R _F	Internal Feedback Resistor	_	_	10	_	МΩ
R _{ESR}	Equivalent Series Resistance	V _{BAK} = 3.3 V	30	_	TBD	ΚΩ
C _L	Recommended Load Capacitances	V _{BAK} = 3.3 V	6	_	TBD	pF
	Oscillator Supply Current (High Current Mode)	$\begin{split} f_{\text{CK_LSE}} &= 32.768 \text{ kHz}, R_{\text{ESR}} = 50 \text{ k}\Omega, \\ C_{\text{L}} &\geq 7 \text{ p, V}_{\text{BAK}} = 2.0 \text{ V} \sim 2.7 \text{ V,} \\ T_{\text{A}} &= -40 ^{\circ}\text{C} \sim 85 ^{\circ}\text{C} \end{split}$		3.3	6.3	μΑ
IDDLSE	Oscillator Supply Current (Low Current Mode)	$f_{CK_LSE} = 32.768 \text{ kHz}, R_{ESR} = 50 \text{ k}\Omega,$ $C_L < 7 \text{ pF}, V_{BAK} = 2.0 \text{ V} \sim 3.6 \text{ V}$ $T_A = -40 ^{\circ}\text{C} \sim 85 ^{\circ}\text{C}$	_	1.8	3.3	μΑ
	Power Down Current	_	_	_	0.01	μA
t _{suLSE}	Startup Time (Low Current Mode)	$f_{CK_LSI} = 32.768 \text{ kHz},$ $V_{BAK} = 2.0 \text{ V} \sim 3.6 \text{ V}$	500			ms

Note: The following guidelines are recommended to increase the stability of the crystal circuit of the HSE / LSE clock in the PCB layout:

- 1. The crystal oscillator should be located as close as possible to the MCU to keep the trace lengths as short as possible to reduce any parasitic capacitance.
- 2. Shield lines in the vicinity of the crystal by using a ground plane to isolate signals and reduce noise.
- 3. Keep any high frequencysignal lines away from the crystal area to prevent any crosstalk adverse effects.



Internal Clock Characteristics

Table 13. High Speed Internal Clock (HSI) Characteristics

 T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	Operation Range	_	2.0		3.6	V
f _{HSI}	HSI Frequency	V _{DD} = 3.3 V @ 25 °C	_	8	_	MHz
	Factory Calibrated HSI Oscillator Frequency Accuracy	V _{DD} = 3.3 V, T _A = 25 °C	-2	_	2	%
ACC _{HSI}		V _{DD} = 2.5 V ~ 3.6 V, T _A = -40 °C ~ 85 °C	-3	_	3	%
		V _{DD} = 2.0 V ~ 3.6 V T _A = -40 °C ~ 85 °C	-4	_	4	%
Duty	Duty Cycle	f _{HSI} = 8 MHz	35	_	65	%
	Oscillator Supply Current	f _ 0 MI I=	_	300	500	μΑ
IDDHSI	Power Down Current	f _{HSI} = 8 MHz	_	_	0.05	μA
t _{suHSI}	Startup Time	f _{HSI} = 8 MHz	_	_	10	μs

Table 14. Low Speed Internal Clock (LSI) Characteristics

 T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
f _{LSI}	Low Speed Internal Oscillator Frequency (LSI)	V _{DD} = 3.3 V, T _A = -40 °C ~ 85 °C	21	32	43	kHz
ACC _{LSI}	LSI Frequency Accuracy	After factory-trimmed, V _{DD} = 3.3 V	-10	_	+10	%
I _{DDLSI}	LSI Oscillator Operating Current	V _{DD} = 3.3 V	_	0.4	0.8	μA
tsulsi	LSI Oscillator Startup Time	V _{DD} = 3.3 V		_	100	μs

PLL Characteristics

Table 15. PLL Characteristics

 T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
f _{PLLIN}	PLL Input Clock	_	4	_	16	MHz
f _{CK_PLL}	PLL Output Clock	_	4	_	48	MHz
t _{LOCK}	PLL Lock Time	_		200	_	μs

Memory Characteristics

Table 16. Flash Memory Characteristics

 T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Parameter Conditions		Тур.	Max.	Unit
Nendu	Number of Guaranteed Program / Erase Cycles Before Failure. (Endurance)	T _A = -40 °C ~ 85 °C	20	_	_	K cycles
t _{RET}	Data Retention Time	T _A = -40 °C ~ 85 °C	10	_	_	Years
t _{PROG}	Word Programming Time	T _A = -40 °C ~ 85 °C	20	_	_	μs
terase	Page Erase Time	T _A = -40 °C ~ 85 °C	2	_	_	ms
t _{MERASE}	Mass Erase Time	T _A = -40 °C ~ 85 °C	10	_	_	ms



I/O Port Characteristics

Table 17. I/O Port Characteristics

 T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit	
Cymbol	T didiliotoi	3.3 V I/O					3	μA
I _{IL}	Low Level Input Current	Reset pin	resister di	On-chip pull-up isabled.			3	μA
		3.3 V I/O	\/. = \/ C	On-chip pull-down			3	μA
I _{IH}	High Level Input Current	Reset pin	resister di			_	3	μA
	Land and James Vallage	3.3 V I/O			-0.5	_	V _{DD} × 0.35	V
V _{IL}	Low Level Input Voltage	Reset pin			-0.5	_	V _{DD} × 0.35	V
W	High Level Input Voltage	3.3 V I/O			V _{DD} × 0.65	_	V _{DD} + 0.5	V
V _{IH}	rigii Levei iriput voitage	Reset pin			V _{DD} × 0.65	_	V _{DD} + 0.5	V
V_{HYS}	Schmitt Trigger Input	3.3 V I/O			_	0.12 × V _{DD}	_	mV
VHYS	Voltage Hysteresis	Reset pin		_	0.12 × V _{DD}	_	mV	
		3.3 V I/O 4 r	nA drive, V	_{OL} = 0.4 V	4	_	_	mA
		3.3 V I/O 8 r	nA drive, V	_{OL} = 0.4 V	8	_	_	mA
I _{OL}	Low Level Output Current (GPIO Sink Current)	3.3 V I/O 12	mA drive,	V _{OL} = 0.4 V	12	_	_	mA
IOL		3.3 V I/O 16	mA drive,	V _{OL} = 0.4 V	16	_	_	mA
		Backup Domain I/O drive @ V_{DD} = 3.3 V, V_{OL} = 0.4 V, PB10, PB11, PB12		4	_	_	mA	
		3.3 V I/O 4 mA drive, V _{OH} = V _{DD} - 0.4 V		4	_	_	mA	
		$3.3 \text{ V I/O} 8 \text{ mA drive}, V_{OH} = V_{DD} - 0.4 \text{ V}$		8	_	_	mA	
Іон	High Level Output current	3.3 V I/O 12 mA drive, $V_{OH} = V_{DD}$ - 0.4 V		12	_	_	mA	
IOH	(GPIO Source Current)	3.3 V I/O 16	mA drive,	$V_{OH} = V_{DD} - 0.4 V$	16	_	_	mA
		Backup Domain I/O drive @ $V_{DD} = 3.3 \text{ V}$, $V_{OL} = V_{DD} - 0.4 \text{ V}$, PB10, PB11, PB12.		_	_	2	mA	
		3.3 V 4 mA	drive I/O, Ic	_L = 4 mA	_	_	0.4	V
		3.3 V 8 mA	drive I/O, Ic	oL = 8 mA	_	_	0.4	V
		3.3 V 12 mA	drive I/O,	I _{OL} = 12 mA	_	_	0.4	V
		3.3 V 16 mA	drive I/O,	I _{OL} = 16 mA	_	_	0.4	V
V_{OL}	Low Level Output Voltage	Backup Dom		V _{DD} = 2.7 V~3.6 V	_	_	0.4	V
		Sink Current (Low driving		V _{DD} = 2.0 V~2.7 V	_	_	0.6	V
		Backup Dom		V _{DD} = 2.7 V~3.6 V	_	_	0.4	V
		Sink Current (High driving		V _{DD} = 2.0 V~2.7 V	_	_	0.6	V



Symbol	Parameter	Conditi	ons	Min.	Тур.	Max.	Unit
		3.3 V 4 mA drive I/O, I _{OH} = 4 mA		V _{DD} - 0.4	_	_	V
		3.3 V 8 mA drive I/O, Ioi	н= 8 mA	V _{DD} - 0.4	_	_	V
	High Lovel Output Voltage	3.3 V 12 mA drive I/O, I	_{oL} = 12 mA	V _{DD} - 0.4	_	_	V
VOH	V _{он} High Level Output Voltage	3.3 V 16 mA drive I/O, I _{OL} = 16 mA		V _{DD} - 0.4	_	_	V
		Backup Domain I/O Source Current = 2mA	V _{DD} = 2.7 V~3.6 V	2.4	_	_	V
		Backup Domain I/O Source Current = 1mA	V _{DD} = 2.0 V~2.7 V	V _{DD} - 0.4	_	_	V
R _{PU}	Internal Pull-up Resistor	3.3 V I/O		_	46	_	kΩ
R _{PD}	Internal Pull-down Resistor	3.3 V I/O		_	46	_	kΩ

ADC Characteristics

Table 18. ADC Characteristics

 T_A = 25 °C, unless otherwise specified.

27 - 27 - 1					•
Parameter	Conditions	Min.	Тур.	Max.	Unit
Operating Voltage	_	2.5	3.3	3.6	V
A/D Converter Input Voltage Range	_	0	_	V_{REF^+}	V
A/D Converter Reference Voltage	_	_	V_{DDA}	V_{DDA}	V
Current Consumption	V _{DDA} = 3.3 V	_	1	TBD	mA
Power Down Current Consumption	V _{DDA} = 3.3 V	_	_	0.1	μA
A/D Converter Clock	_	0.7	_	16	MHz
Sampling Rate	_	0.05	_	1	Msps
Data Latency	_	_	12.5	_	1/f _{ADC} Cycles
Sampling & Hold Time	_	_	3.5	_	1/f _{ADC} Cycles
A/D Converter Conversion Time	ADST[7:0] = 2	_	16	_	1/f _{ADC} Cycles
Input Sampling Switch Resistance	_	_	_	1	kΩ
Input Sampling Capacitance	No pin/pad capacitance included	_	16	_	pF
Startup Time	_	_	_	1	μs
Resolution	_	_	12	_	bits
Integral Non-linearity Error	f _S = 750 ksps, V _{DDA} = 3.3 V	_	±2	±5	LSB
Differential Non-linearity Error	f _S = 750 ksps, V _{DDA} = 3.3 V	_	±1		LSB
Offset Error	_	_	_	±10	LSB
Gain Error	_	_	_	±10	LSB
	Operating Voltage A/D Converter Input Voltage Range A/D Converter Reference Voltage Current Consumption Power Down Current Consumption A/D Converter Clock Sampling Rate Data Latency Sampling & Hold Time A/D Converter Conversion Time Input Sampling Switch Resistance Input Sampling Capacitance Startup Time Resolution Integral Non-linearity Error Differential Non-linearity Error Offset Error	Operating Voltage A/D Converter Input Voltage Range A/D Converter Reference Voltage Current Consumption Power Down Current Consumption A/D Converter Clock Sampling Rate Data Latency Sampling & Hold Time A/D Converter Conversion Time ADST[7:0] = 2 Input Sampling Switch Resistance Input Sampling Capacitance Inp	Operating Voltage — 2.5 A/D Converter Input Voltage Range — 0 A/D Converter Reference Voltage — — Current Consumption VDDA = 3.3 V — Power Down Current Consumption VDDA = 3.3 V — A/D Converter Clock — 0.7 Sampling Rate — 0.05 Data Latency — — Sampling & Hold Time — — A/D Converter Conversion Time ADST[7:0] = 2 — Input Sampling Switch Resistance — — Input Sampling Capacitance No pin/pad capacitance included — Startup Time — — Resolution — — Integral Non-linearity Error fs = 750 ksps, VDDA = 3.3 V — Differential Non-linearity Error fs = 750 ksps, VDDA = 3.3 V —	Operating Voltage — 2.5 3.3 A/D Converter Input Voltage Range — 0 — A/D Converter Reference Voltage — VDDA — VDDA Current Consumption VDDA = 3.3 V — — Power Down Current Consumption VDDA = 3.3 V — — A/D Converter Clock — 0.7 — — — — Sampling Rate — 0.05 —	Operating Voltage — 2.5 3.3 3.6 A/D Converter Input Voltage Range — 0 — V _{REF+} A/D Converter Reference Voltage — V _{DDA} TBD V _{DDA} 0.0 — 0.1 TBD Dought 0.0 — 0.1 ADD 0.0 — 0.1 ADD — 0.0 — 0.1 0.0 — 0.0 — 16 — 0.0 — 16 — 0.0 — 1 0.0 — 1 0.0 — 1 0.0 — 1 0.0 — 1 0.0 — 1 0.0 — 1 0.0 — 1 0.0 — 1 0.0 — 0.0 — 1 0.0 0.0 — 1 0.0 0.0 0.0 0.0 0.0 0.0 <t< td=""></t<>

Note: 1. Data based on characterization results only, not tested in production.

2. Due to the A/D Converter input channel and GPIO pin-shared function design limitation, the V_{DDA} supply power of the A/D Converter has to be equal to the V_{DD} supply power of the MCU in the application circuit.



3. The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input stage where C_I is the storage capacitor, R_I is the resistance of the sampling switch and R_S is the output impedance of the signal source V_S. Normally the sampling phase duration is approximately, 3.5/f_{ADC}. The capacitance, C_I, must be charged within this time frame and it must be ensured that the voltage at its terminals becomes sufficiently close to V_S for accuracy. To guarantee this, R_S is not allowed to have an arbitrarily large value.




Figure 7. ADC Sampling Network Model

The worst case occurs when the extremities of the input range (0 V and V_{REF}) are sampled consecutively. In this situation a sampling error below ½ LSB is ensured by using the following equation:

$$R_S < \frac{3.5}{f_{ADC}C_1 \ln(2^{N+2})} - R_1$$

Where f_{ADC} is the ADC clock frequency and N is the ADC resolution (N = 12 in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model.

If, in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases, R_S may be larger than the value indicated by the equation above.

Comparator Characteristics

Table 19. Comparator Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Condit	ions	Min.	Тур.	Max.	Unit
V_{DDA}	Operating Voltage	Comparator mode		2.4	3.3	3.6	V
V _{IN}	Input Common Mode Voltage Range	CP or CN		V_{SSA}	_	V_{DDA}	V
V _{IOS}	Input Offset Voltage(1)			-15	_	15	mV
		No hysteresis (CMPr	1:0] = 00)	_	0	_	mV
V	Innut Hustoropia	Low hysteresis (CMPnHM [1:0] = 01)		_	30	_	mV
V _{hys}	Input Hysteresis	Middle hysteresis (CN	//PnHM [1:0] = 10)	_	70	— m\	mV
		High hysteresis (CMI	PnHM [1:0] = 11)	_	100	_	mV
	_	High Coased was de	V _{DDA} ≥ 2.7 V	_	50	100	
t_{RT}	Response Time Input Overdrive = ±100mV	High Speed mode	V_{DDA} < 2.7 V	_	100	250	ns
input overanve – ±100mv		Low Speed mode		_	2	5	μs
Current Consumption		High Speed mode		_	130	_	μA
Ісмр	V _{DDA} = 3.3 V	Low Speed mode		_	30	_	μΑ



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
t _{CMPST}	Comparator Startup Time	Comparator enabled to output valid.	_	_	50	μs	
I _{CMP_DN}	Power Down Supply Current	CMPEN = 0, CVREFEN = 0 CVREFOE=0	_	_	0.1	μA	
Compara	Comparator Voltage Reference (CVR)						
V_{CVR}	Output Range	_	V_{SSA}	_	V_{DDA}	V	
N_{Bits}	CVR Scaler Resolution	_	_	6	_	bits	
tcvrst	Setting Time	V_{DDA} = 3.3 V, CVREFOE = 1, C_{LOAD} ≤ 100 pF, R_{LOAD} ≥ 50 kΩ, CVR scaler setting time from CVREF = "000000" to "111111"	_	_	100	μs	
	Current Consumption	CVREFEN=1, CMPREFOE=0	_	65	_	μΑ	
Icvr	V _{DDA} = 3.3 V	CVREFEN=1, CVREFOE=1	_	80	110	μΑ	

Note: Data based on characterization results only, not tested in production.

SCTM/GPTM/MCTM Characteristics

Table 20. SCTM/GPTM/MCTM Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
f_{TM}	Timer Clock Source for SCTM, GPTM and MCTM	_	_	_	48	MHz
t _{RES}	Timer Resolution Time	_	1	_	_	1/f _{TM}
f _{EXT}	External Single Frequency on Channel 1 ~ 4	_	_	_	1/2	f _{TM}
RES	Timer Resolution	_	_	_	16	bits

I²C Characteristics

Table 21. I²C Characteristics

Cumbal	Parameter	Standa	d Mode	Fast	Mode	Fast Mo	de Plus	l loit
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
f _{SCL}	SCL Clock Rrequency	_	100	_	400	_	1000	kHz
t _{SCL(H)}	SCL Clock High Time	4.5	_	1.125	_	0.45	_	μs
t _{SCL(L)}	SCL Clock Low Time	4.5	_	1.125	_	0.45	_	μs
t _{FALL}	SCL and SDA Rall Time	_	1.3	_	0.34	_	0.135	μs
t _{RISE}	SCL and SDA Rise Time	_	1.3	_	0.34	_	0.135	μs
t _{SU(SDA)}	SDA Data Setup Time	500	_	125	_	50	_	ns
4	SDA Data Hold Time ⁽⁵⁾	0	_	0	_	0	_	ns
t _{H(SDA)}	SDA Data Hold Time ⁽⁶⁾	100	_	100	_	100	_	ns
t _{VD(SDA)}	SDA Data Valid Time	_	1.6	_	0.475	_	0.25	μs
t _{SU(STA)}	START Condition Setup Time	500	_	125	_	50	_	ns
t _{H(STA)}	START Condition Hold Time	0	_	0	_	0	_	ns
t _{SU(STO)}	STOP Condition Setup Time	500	_	125	_	50	_	ns

Note: 1. Data based on characterization results only, not tested in production.

- 2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.
- 3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.
- 4. To achieve 1 MHz fast mode plus, the peripheral clock frequency must be higher than 20 MHz.



- 5. The above characteristic parameters of the I^2C bus timing are based on: COMBFILTEREN = 0 and SEQFILTER = 00
- 6. The above characteristic parameters of the I^2C bus timing are based on: COMBFILTEREN = 1 and SEQFILTER = 00




Figure 8. I²C Timing Diagrams

SPI Characteristics

Table 22. SPI Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
fsck	SCK Clock Frequency	_	_	_	f _{PCLK} /2	MHz
t _{SCK(H)}	SCK Clock High Time	<u> </u>	f _{PCLK} /8	_	_	ns
t _{SCK(L)}	SCK Clock Low Time	_	f _{PCLK} /8	_	_	ns
SPI Maste	er Mode					
t _{V(MO)}	Data Output Valid Time	_	_	_	5	ns
t _{H(MO)}	Data Output Hold Time	_	2	_	_	ns
t _{SU(MI)}	Data Input Setup Time	_	5	_	_	ns
t _{H(MI)}	Data Input Hold Time	_	5	_	_	ns
SPI Slave	Mode					
t _{SU(SEL)}	SEL Enable Setup Time	_	4 t _{PCLK}	_	_	ns
t _{H(SEL)}	SEL Enable Hold Time	_	2 t _{PCLK}	_	_	ns
t _{A(SO)}	Data Output Access Time	_	_	_	3 t _{PCLK}	ns
t _{DIS(SO)}	Data Output Disable Time	_	_	_	10	ns
t _{V(SO)}	Data Output Valid Time	_	_	_	25	ns
t _{H(SO)}	Data Output Hold Time	_	15	_	_	ns
t _{SU(SI)}	Data Input Setup Time	_	5	_	_	ns
t _{H(SI)}	Data Input Hold Time	_	4	_	_	ns

Note: $t_{SCK} = 1/f_{SCK}$; $t_{PCLK} = 1/f_{PCLK}$. SPI output (input) clock frequency f_{SCK} ; SPI peripheral clock frequency f_{PCLK} .






Figure 9. SPI Timing Diagrams - SPI Master Mode




Figure 10. SPI Timing Diagrams – SPI Slave Mode with CPHA=1



I²S Characteristics

Table 23. I²S Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
I ² S Maste	I ² S Master Mode						
t _{WSD(MO)}	WS Output to BCLK Delay	_		TBD	_	ns	
t _{DOD(MO)}	Data Output to BCLK Delay	_		TBD	_	ns	
t _{DIS(MI)}	Data Input Setup Time	_	_	TBD	_	ns	
t _{DIH(MI)}	Data Input Hold Time	_	_	TBD	_	ns	
I ² S Slave	Mode						
t _{BCH(SI)}	BCLK High Pulse Width	_	_	TBD	_	ns	
t _{BCL(SI)}	BCLK Low Pulse Width	_	_	TBD	_	ns	
twss(SI)	WS Input Ssetup Time	_	_	TBD	_	ns	
t _{DOD(SO)}	Data Output to BCLK Delay	_	_	TBD	_	ns	
t _{DIS(SI)}	Data Input Setup Time	_	_	TBD	_	ns	
t _{DIH(SI)}	Data Input Hold Time	_	_	TBD	_	ns	




Figure 11. Timing of I²S Master Mode




Figure 12. Timing of I²S Slave Mode



USB Characteristics

The USB interface is USB-IF certified - Full Speed.

Table 24. USB DC Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	USB Operating Voltage	_	3.0	_	3.6	V
V _{DI}	Differential Input Sensitivity	USBDP-USBDM	0.2	_	_	V
V _{CM}	Common Mode Voltage Range	_	8.0	_	2.5	V
VsE	Single-ended Receiver Threshold	_	8.0	_	2.0	V
V _{OL}	Pad Output Low Voltage		0	_	0.3	V
V _{OH}	Pad Output High Voltage	R_L of 1.5 $k\Omega$ to V_{DD}	2.8	_	3.6	V
V _{CRS}	Differential Output Signal Cross-point Voltage		1.3	_	2.0	V
Z _{DRV}	Driver Output Resistance	_	_	10	_	Ω
Cin	Transceiver Pad Capacitance	_	_	_	20	pF

Note: 1. Data based on characterization results only, not tested in production.

- 2. The USB functionality is ensured down to 2.7 V but not for the full USB electrical characteristics which will experience degradation in the 2.7 V to 3.0 V V_{DD} voltage range.
- 3. RL is the load connected to the USB driver USBDP.




Figure 13. USB Signal Rise Time and Fall Time and Cross-Point Voltage (VCRS) Definition

Table 25. USB AC Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t _r	Rise Time	C _L = 50 pF	4	_	20	ns
t _f	Fall Time	C _L = 50 pF	4	_	20	ns
t _{r/f}	Rise Time / Fall Time Matching	$t_{r/f} = t_r / t_f$	90	_	110	%



6 Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



SAW Type 33-pin QFN (4mm × 4mm) Outline Dimensions




		Dimensions in inch	
Symbol		I	
•	Min.	Nom.	Max.
Α	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	_	0.008 REF	-
b	0.006	0.008	0.010
D	_	0.157 BSC	_
E	_	0.157 BSC	_
е	_	0.016 BSC	_
D2	0.100	_	0.108
E2	0.100	_	0.108
L	0.014	0.016	0.018
K	0.008	_	_

Complete	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
Α	0.70	0.75	0.80			
A1	0.00	0.02	0.05			
A3	_	0.203 REF	_			
b	0.15	0.20	0.25			
D	_	4.00 BSC	_			
E	_	4.00 BSC	_			
е	_	0.40 BSC	_			
D2	2.55	_	2.75			
E2	2.55	_	2.75			
L	0.35	0.40	0.45			
K	0.20	_	_			



48-pin LQFP (7mm × 7mm) Outline Dimensions




Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	_	0.354 BSC	_
В	_	0.276 BSC	_
С	_	0.354 BSC	_
D	_	0.276 BSC	_
E	_	0.020 BSC	_
F	0.007	0.009	0.011
G	0.053	0.055	0.057
Н	_	_	0.063
I	0.002	_	0.006
J	0.018	0.024	0.030
K	0.004	_	0.008
α	0°	_	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
А	_	9.0 BSC	_
В	_	7.0 BSC	_
С	_	9.0 BSC	
D	_	7.0 BSC	_
Е	_	0.5 BSC	_
F	0.17	0.22	0.27
G	1.35	1.4	1.45
Н	_	_	1.60
l	0.05	_	0.15
J	0.45	0.60	0.75
K	0.09	_	0.20
α	0°	-	7°



64-pin LQFP (7mm × 7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	_	0.354 BSC	_
В	_	0.276 BSC	_
С	_	0.354 BSC	_
D	_	0.276 BSC	_
E	_	0.016 BSC	_
F	0.005	0.007	0.009
G	0.053	0.055	0.057
Н	_	_	0.063
I	0.002	_	0.006
J	0.018	0.024	0.030
K	0.004	_	0.008
α	0°	_	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
А	_	9.00 BSC	_
В	_	7.00 BSC	_
С	_	9.00 BSC	_
D	_	7.00 BSC	_
Е	_	0.40 BSC	_
F	0.13	0.18	0.23
G	1.35	1.40	1.45
Н	_	_	1.60
1	0.05	_	0.15
J	0.45	0.60	0.75
K	0.09	_	0.20
α	0°	_	7°



Copyright[©] 2023 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any thirdparty's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.