







**TAD5242** SLASF31 - DECEMBER 2023

# TAD5242 High-performance pin controlled stereo audio DAC with 119dB dynamic range

#### 1 Features

- **DAC Channel** 
  - · DAC performance:
    - DAC to Line Out Dynamic Range: 119 dB
    - DAC to HP Out Dynamic Range: 115 dB
    - THD+N: –95 dB
  - Head Phone/Line Out output voltage:
    - Differential, 2-V<sub>RMS</sub> full-scale
    - Pseudo-differential, 1-V<sub>RMS</sub> full-scale
    - Single-ended, 1-V<sub>RMS</sub> full-scale
  - DAC sample Rates  $(f_s)$  = 8KHz to 192KHz
  - **Common Features** 
    - Pin Control
    - Audio Serial Interface
      - Format: TDM, LJ or I<sup>2</sup>S
      - Configurable TDM Slot
      - **Bus Controller and Target Modes**
      - Word Length: Selectable 16, 24 or 32 Bits
    - Linear Phase Filter
    - Auto Clock Detection and Configuration
    - Low Power Modes
    - Interrupt output
    - Single Supply Operation AVDD: 1.8V or
    - I/O Supply Operation: 1.2V or 1.8V or 3.3V
    - Temperature grade 1:  $-40^{\circ}$ C  $\leq T_A \leq +125^{\circ}$ C

## 2 Applications

- **AV Receiver**
- **IP Network Camera**
- Soundbar
- Video Conference System
- Professional audio mixer/control surface


## 3 Description

The TAD5242 is a 2V<sub>RMS</sub> 119dB Stereo DAC. DAC Output can be configured for either Line Out or Head Phone Load and supports both single ended and differential output options. The device integrates a phase-locked loop (PLL), a DC removal highpass filter (HPF) and supports sample rates up to 192kHz. TAD5242 can drive upto 62.5 mW into a Headphone Load. The TAD5242 supports timedivision multiplexing (TDM), left-justified (LJ), or I<sup>2</sup>S audio formats in controller and target mode, and is pin controlled. These integrated high-performance features, pin control along with a single supply operation, make TAD5242 an excellent choice for space-constrained audio applications.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TAD5242		4mm x 4mm with 0.5mm Pitch

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Block Diagram



## **Table of Contents**

1 Features1	8.1 Overview	. 12
2 Applications 1	8.2 Functional Block Diagram	
3 Description1	8.3 Feature Description	12
4 Revision History2	8.4 Device Functional Modes	24
5 Pin Configuration and Functions3	9 Application and Implementation	. 25
6 Specifications5	9.1 Application Information	. 25
6.1 Absolute Maximum Ratings5	9.2 Typical Application	. 25
6.2 ESD Ratings5	10 Power Supply Recommendations	27
6.3 Recommended Operating Conditions5	11 Device and Documentation Support	.28
6.4 Thermal Information6	11.1 Documentation Support	. 28
6.5 Electrical Characteristics6	11.2 Receiving Notification of Documentation Updates.	. 28
6.6 Timing Requirements: TDM, I <sup>2</sup> S or LJ Interface 8	11.3 Support Resources	. 28
6.7 Switching Characteristics: TDM, I <sup>2</sup> S or LJ	11.4 Trademarks	. 28
Interface9	11.5 Electrostatic Discharge Caution	. 28
6.8 Typical Characteristics9	11.6 Glossary	. 28
7 Parameter Measurement Information11	12 Mechanical, Packaging, and Orderable	
8 Detailed Description12	Information	. 28
-		

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE REVISION *		NOTES		
December 2023	*	Initial Release		



# **5 Pin Configuration and Functions**




Figure 5-1. TAD5242 Pinout

Table 5-1. Pin Functions

F	PIN	TYPE(1)	DESCRIPTION		
NAME			DESCRIPTION		
VSS	A1	Ground	Short directly to board Ground Plane.		
DREG	1	Digital Supply	Digital on-chip regulator output voltage for digital supply (1.5 V, nominal)		
BCLK	2	Digital I/O	Audio serial data interface bus bit clock		
FSYNC 3 Digital Audio serial data interface bus frame synchronization signal		Audio serial data interface bus frame synchronization signal			
MD6 4		Digital	TDM Mode: Daisy chain output		
		Input	I2S/LJF Mode: # of channels select		
DIN	5	Digital Input	Audio serial data interface bus input		
IOVDD	6	Digital Supply	Digital I/O power supply (1.8 V or 3.3 V, nominal)		
VSS	A2	Ground	Short directly to board Ground Plane.		
MD1	7	7 Dig	Digital	Controller Mode: Frame Rate and BCLK frequency selection	
INDT	<i>'</i>	Input	Target Mode: AVDD Supply and Word Length selection		
MD2	8	Digital	Controller Mode: Frame Rate and BCLK frequency selection		
INIDZ	O	Input	Target Mode: AVDD Supply and Word Length selection		
MD3	9	Digital	Controller Mode: Controller Clock Input		
		Input	Target Mode: Digital HPF and Data Slot selection		
MD4	10	Digital Input	DAC mode selection		
GPO	11	Digital Output	Interrupt Output		

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



### **Table 5-1. Pin Functions (continued)**

F	PIN	TYPE(1)	DECORIDATION
NAME	NO.	TYPE	DESCRIPTION
MD5	12	Digital Input	DAC mode selection
VSS	A3	Ground	Short directly to board Ground Plane.
MD0	13	Analog Input	Multi-Level Analog input for Controller/Target and I <sup>2</sup> S/TDM/LJ selection
MICBIAS	14	Analog	MICBIAS Output (Porgrammable output upto 11V)
VSSA	15	Ground	Short directly to board Ground Plane.
VSSA	16	Ground	Short directly to board Ground Plane.
VSSA	17	Ground	Short directly to board Ground Plane.
VSSA	18	Ground	Short directly to board Ground Plane.
VSS	A4	Ground	Short directly to board Ground Plane.
OUT1M	19	Analog Output	Analog Output 1M Pin
OUT1P	20	Analog Output	Analog Output 1P Pin
OUT2P	21	Analog Output	Analog Output 2P Pin
OUT2M	22	Analog Output	Analog Output 2M Pin
AVDD	23	Analog Supply	Analog power (3.3 V, nominal)
VREF	24	Analog	Analog reference voltage filter output

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over the operating ambient temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
Supply voltage	AVDD to AVSS	-0.3	3.9	V	
Supply voltage	IOVDD to VSS (thermal pad)	-0.3	3.9	V	
Ground voltage differences	AVSS to VSS (thermal pad)	-0.3	0.3	V	
Digital input voltage	Digital input pins voltage to VSS (thermal pad)	-0.3	IOVDD + 0.3	V	
	Functional ambient, T <sub>A</sub>	-55	125		
Townseture	Operating ambient, T <sub>A</sub>	-40	125	°C	
Temperature	Junction, T <sub>J</sub>	-40	150	C	
	Storage, T <sub>stg</sub>	-65	150		

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## **6.3 Recommended Operating Conditions**

		MIN	NOM	MAX	UNIT	
POWER		<u> </u>		<u> </u>		
AVDD <sup>(1)</sup>	Analog supply voltage to AVSS AVDD-3.3V Operation	3.0	3.3	3.6	V	
AVDD <sup>(1)</sup>	Analog supply voltage to AVSS - AVDD 1.8V operation	1.65	1.8	1.95	V	
IOVDD	IO supply voltage to VSS (thermal pad) - IOVDD 3.3-V operation	3.0	3.3	3.6	V	
	IO supply voltage to VSS (thermal pad) - IOVDD 1.8-V operation	1.65	1.8	1.95		
IOVDD	IO supply voltage to VSS (thermal pad) - IOVDD 1.2-V operation	1.08	1.2	1.32	V	
INPUTS		<u> </u>		•		
INxx	Analog input pins voltage to AVSS for line-in recording	0		AVDD	V	
INxx	Analog input pins voltage to AVSS for microphone recording	0.1	٨	IICBIAS – 0.1	V	
Ю	Digital input pins(except MD0) voltage to VSS (thermal pad)	0		IOVDD	V	
MD0	MD0 pin w.r.t AVSS	0		AVDD	V	
TEMPERA	TURE			'		
T <sub>A</sub>	Operating ambient temperature	-40		125	°C	

Copyright © 2023 Texas Instruments Incorporated



		MIN	NOM	MAX	UNIT
OTHERS					
	MD3 clock frequency (in controller mode)			36.864 <sup>(2)</sup>	MHz
C <sub>L</sub>	Digital output load capacitance		20	50	pF

- (1) AVSS and VSS (thermal pad); all ground pins must be tied together and must not differ in voltage by more than 0.2 V.
- (2) MCLK input rise time (V<sub>IL</sub> to V<sub>IH</sub>) and fall time (V<sub>IH</sub> to V<sub>IL</sub>) must be less than 5 ns. For better audio noise performance, MCLK input must be used with low jitter.

#### 6.4 Thermal Information

$ \begin{array}{c c} \textbf{THERMAL METRIC}^{(1)} \\ \hline \\ R_{\theta JA} & \textbf{Junction-to-ambient thermal resistance} \\ R_{\theta JC(top)} & \textbf{Junction-to-case (top) thermal resistance} \\ \hline \\ R_{\theta JB} & \textbf{Junction-to-board thermal resistance} \\ \hline \\ \psi_{JT} & \textbf{Junction-to-top characterization parameter} \\ \hline \\ \psi_{JB} & \textbf{Junction-to-board characterization parameter} \\ \hline \\ R_{\theta JC(bot)} & \textbf{Junction-to-case (bottom) thermal resistance} \\ \hline \end{array} $	TAD5242		
	THERMAL METRIC <sup>(1)</sup> RGE (WQFN)  28 PINS  Junction-to-ambient thermal resistance  38.4  (top) Junction-to-case (top) thermal resistance  26.3  Junction-to-board thermal resistance  15.9  Junction-to-top characterization parameter  0.5  Junction-to-board characterization parameter  15.8	RGE (WQFN)	UNIT
		28 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	38.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	26.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	15.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	13.8	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the spra953 application report.

### 6.5 Electrical Characteristics

at  $T_A$  = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V,  $f_{IN}$  = 1-kHz sinusoidal signal,  $f_S$  = 48 kHz, 32-bit audio data, BCLK = 256 [char\_not\_recognized]  $f_S$ , TDM target mode and PLL on (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
DAC Perfo	rmance for Line Output/l	Head Phone Playback				
	Full Scale Output  Voltage  F	Differential output between OUTxP and OUTxM, AVDD=3.3V		2		
		Differential Output between OUTxP and OUTxM, AVDD=1.8V		1		
		Single-ended Output, AVDD=3.3V		1		V
		Single-ended Output, AVDD=1.8V		0.5		$V_{RMS}$
		Pseudo Differential Output between OUTxP and OUTxM, AVDD=3.3V		1		
		Pseudo Differential Output between OUTxP and OUTxM, AVDD=1.8V		0.5		
		Differential Output, 0dBFS Signal, AVDD=3.3V		119		
		Single Ended Output, 0dBFS Signal, AVDD=3.3V		111		
0110	Signal-to-noise ratio, A-	Pseudo Differential Output, 0dBFS Signal, AVDD=3.3V		110		dB
SNR	weighted <sup>(1)</sup> (2)	Differential Output, 0dBFS Signal, AVDD=1.8V		114		uБ
		Single Ended Output, 0dBFS Signal, AVDD=1.8V		105		
		Pseudo Differential Output, 0dBFS Signal, AVDD=1.8V		104		



at  $T_A$  = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V,  $f_{IN}$  = 1-kHz sinusoidal signal,  $f_S$  = 48 kHz, 32-bit audio data, BCLK = 256 [char\_not\_recognized]  $f_S$ , TDM target mode and PLL on (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
		Differential Output, -60dBFS Signal, AVDD=3.3V		119		
		Single Ended Output, -60dBFS Signal, AVDD=3.3V		111		
DR	Dynamic range, A-weighted <sup>(2)</sup>	Pseudo Differential Output, -60dBFS Signal, AVDD=3.3V		110		dB
DK		Differential Output, -60dBFS Signal, AVDD=1.8V		114		
		Single Ended Output, -60dBFS Signal, AVDD=1.8V		105		
		Pseudo Differential Output, -60dBFS Signal, AVDD=1.8V		104		
THD+N	Total harmonic distortion <sup>(2)</sup>			<b>–</b> 95		dB
	Head Phone Load Range			16		Ω
	Head Phone/LO Cap Load		0	100	550	pF
	Line Out Load Range		600			Ω
DAC Chai	nnel OTHER PARAMETER	-				
	Output Offset	0 Input, Fully Differential Output		0.2		mV
	Output Offset	0 Input, Pseudo Differential Output		0.4		mV
	Output Common Mode	Common Mode Level for OUTxP and OUTxM AVDD=1.8V		0.9		V
	Output Common Mode	Common Mode Level for OUTxP and OUTxM AVDD=3.3V		1.66		V
	Common Mode Error	DC Error in Common Mode Voltage		±10		mV
	Output Signal Bandwidth			20		kHz
	Input data sample word length	Programmable	16		32	Bits
	Digital high-pass filter cutoff frequency	First-order IIR filter with programmable coefficients,  –3-dB point (default setting)		2		Hz
	Interchannel isolation			-134		dB
	Interchannel gain mismatch			0.1		dB
	Interchannel phase mismatch	1-kHz sinusoidal signal		0.01		Degrees
PSRR	Power-supply rejection ratio	100-mV <sub>PP</sub> , 1-kHz sinusoidal signal on AVDD, differential input selected, 0-dB channel gain		100		dB
	Mute Attenuation			-130		dB
P <sub>out</sub>	Output Power Delivery	Single ended/Pseudo Differential R <sub>L</sub> =16 Ohms, THD+N<1%		62.5		mW
DIGITAL I	10					
V <sub>IL</sub>	Low-level digital input logic voltage threshold	All digital pins, IOVDD 1.8-V operation	-0.3		0.35 x IOVDD	V
	gio rollago un conola	All digital pins, IOVDD 3.3-V operation	-0.3		0.8	
$V_{IH}$	High-level digital input	All digital pins, IOVDD 1.8-V operation	0.65 x IOVDD		IOVDD + 0.3	V
	logic voltage threshold	All digital pins, IOVDD 3.3-V operation	2		IOVDD + 0.3	-



at  $T_A = 25^{\circ}C$ , AVDD = 3.3 V, IOVDD = 3.3 V,  $f_{IN} = 1$ -kHz sinusoidal signal,  $f_S = 48$  kHz, 32-bit audio data, BCLK = 256 [char not recognized]  $f_S$ , TDM target mode and PLL on (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
V	Low-level digital output	All digital pins, $I_{OL} = -2 \text{ mA}$ , IOVDD 1.8-V operation			0.45	V
voltage .		All digital pins, $I_{OL} = -2 \text{ mA}$ , IOVDD 3.3-V operation			0.4	V
V	High-level digital output	All digital pins, I <sub>OH</sub> = 2 mA, IOVDD 1.8-V operation	IOVDD – 0.45			V
V <sub>OH</sub>	voltage	All digital pins, I <sub>OH</sub> = 2 mA, IOVDD 3.3-V operation	2.4			V
I <sub>IL</sub>	Input logic-low leakage for digital inputs	All digital pins, input = 0 V	-5	0.1	5	μΑ
I <sub>IH</sub>	Input logic-high leakage for digital inputs	All digital pins, input = IOVDD	-5	0.1	5	μΑ
C <sub>IN</sub>	Input capacitance for digital inputs	All digital pins		5		pF
R <sub>PD</sub>	Pulldown resistance for digital I/O pins when asserted on			20		kΩ
TYPICAL	SUPPLY CURRENT CONS	SUMPTION				
I <sub>AVDD</sub>	Current consumption in			TBD		
I <sub>IOVDD</sub>	sleep mode (software shutdown mode)	All device external clocks stopped		1		μA
I <sub>AVDD</sub>	Current consumption			TBD		
I <sub>IOVDD</sub>	with DAC to HP 2- channel operation at f <sub>S</sub> 16-kHz, BCLK = 512 * f <sub>S</sub>			0.2		mA
I <sub>AVDD</sub>	Current consumption			TBD		
I <sub>IOVDD</sub>	with DAC to HP 2- channel operation at f <sub>S</sub> 48-kHz, BCLK = 512 * f <sub>S</sub>			TBD		mA

- (1) Ratio of output level with 1-kHz full-scale sine-wave input, to the output level with the AC signal input shorted to ground, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.
- (2) All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter can result in higher THD and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, can affect dynamic specification values.

# 6.6 Timing Requirements: TDM, I<sup>2</sup>S or LJ Interface

at T<sub>A</sub> = 25°C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see for timing diagram

			MIN	NOM MAX	UNIT
t <sub>(BCLK)</sub>	BCLK period	BCLK period			ns
t <sub>H(BCLK)</sub>	BCLK high pulse duration (1)	BCLK high pulse duration <sup>(1)</sup>			ns
t <sub>L(BCLK)</sub>	BCLK low pulse duration (1)	BCLK low pulse duration (1)			ns
t <sub>SU(FSYNC)</sub>	FSYNC setup time	FSYNC setup time			ns
t <sub>HLD(FSYNC)</sub>	FSYNC hold time	FSYNC hold time			ns
t <sub>r(BCLK)</sub>	BCLK rise time	10% - 90% rise time		10	ns
t <sub>f(BCLK)</sub>	BCLK fall time	90% - 10% fall time		10	ns

(1) The BCLK minimum high or low pulse duration must be higher than 25 ns (to meet the timing specifications), if the SDOUT data line is latched on the opposite BCLK edge polarity than the edge used by the device to transmit SDOUT data.



## 6.7 Switching Characteristics: TDM, I<sup>2</sup>S or LJ Interface

at T<sub>A</sub> = 25°C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see TBD for timing diagram

PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT	
t	BCLK to SDOUT delay	50% of BCLK to 50% of SDOUT, IOVDD = 1.8 V		18	ns	
t <sub>d</sub> (SDOUT-BCLK)	BOLK to SDOOT delay	50% of BCLK to 50% of SDOUT, IOVDD = 3.3 V		14	lis	
	FSYNC to SDOUT delay in TDM	50% of FSYNC to 50% of SDOUT, IOVDD = 1.8 V		18		
t <sub>d</sub> (SDOUT-FSYNC)	or LJ mode (for MSB data with TX_OFFSET = 0)	50% of FSYNC to 50% of SDOUT, IOVDD = 3.3 V		14	ns	
f <sub>(BCLK)</sub>	BCLK output clock frequency; master mode <sup>(1)</sup>			24.576	MHz	
t <sub>H(BCLK)</sub>	BCLK high pulse duration; master	IOVDD = 1.8 V	14		no	
	mode	IOVDD = 3.3 V	14		ns	
•	BCLK low pulse duration; master	IOVDD = 1.8 V	14		no	
t <sub>L(BCLK)</sub>	mode	IOVDD = 3.3 V	14		ns	
+	BCLK to FSYNC delay; master	50% of BCLK to 50% of FSYNC, IOVDD = 1.8 V		18		
t <sub>d</sub> (FSYNC)	mode	50% of BCLK to 50% of FSYNC, IOVDD = 3.3 V		14	ns	
		10% - 90% rise time, IOVDD = 1.8 V		10		
t <sub>r(BCLK)</sub>	BCLK rise time; master mode	10% - 90% rise time, IOVDD = 3.3 V		10	ns )	
$t_{\sf f(BCLK)}$	PCLK fall time: master mede	90% - 10% fall time, IOVDD = 1.8 V		8	no	
	BCLK fall time; master mode	90% - 10% fall time, IOVDD = 3.3 V		8	ns	

<sup>(1)</sup> The BCLK output clock frequency must be lower than 18.5 MHz (to meet the timing specifications), if the SDOUT data line is latched on the opposite BCLK edge polarity than the edge used by the device to transmit SDOUT data.

## 6.8 Typical Characteristics

Graph Placeholder

Graph Placeholder

Figure 6-1.

Figure 6-2.

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: *TAD5242* 



# **6.8 Typical Characteristics (continued)**

Graph Placeholder	Graph Placeholder
Figure 6-3.	Figure 6-4.
Graph Placeholder	Graph Placeholder
Figure 6-5.	Figure 6-6.

Submit Document Feedback



## 7 Parameter Measurement Information

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



## 8 Detailed Description

#### 8.1 Overview

The TAD5242 is from a scalable family of devices. As part of the extended family of devices, the TAD5242 consists of a high-performance, low-power, flexible, mono/stereo, audio analog-to-digital converter (ADC) and audio digital-to-analog converter (DAC) with extensive feature integration. This device is intended for broad market applications such as ruggedized communication equipment, IP network camera, Professional Audio and multimedia applications. The high dynamic range of this device enables far-field audio recording with high fidelity. This device integrates a host of features that reduce cost, board space, and power consumption in space-constrained system designs. Package, performance, and compatible configuration across extended family make this device well suited for scalable system designs.

The TAD5242 consists of the following blocks:

- 2-channel, multibit, high-performance delta-sigma (ΔΣ) DACs
- · Configurable single-ended, differential or pseudo-differential audio outputs
- · Linear-phase digital interpolation filters
- Volume ramp up/down for each channel
- Configurable digital high-pass filter (HPF)
- · Integrated low-jitter, phase-locked loop (PLL) supporting a wide range of system clocks
- Integrated digital and analog voltage regulators to support single-supply operation

### 8.2 Functional Block Diagram




Figure 8-1. Functional Block Diagram

## 8.3 Feature Description

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *TAD5242* 



#### 8.3.1 Hardware Control

The device supports simple hardware-pin-controlled options to select a specific mode of operation and audio interface for a given system. The MD0 to MD6 pins allow the device to be controlled by either pullup or pulldown resistors.

#### 8.3.2 Audio Serial Interfaces

Digital audio data flows between the host processor and the TAD5242 on the digital audio serial interface (ASI), or audio bus. This highly flexible ASI bus includes a TDM mode for multichannel operation, support for the I<sup>2</sup>S and LJF, and the pin-selectable controller-target configurability for bus clock lines.

The device supports an audio bus controller or target mode of operation using the hardware pin MD0. In target mode, FSYNC and BCLK work as input pins whereas in controller mode, FSYNC and BCLK work as output pins generated by the device. Table 8-1 shows the controller and target mode selection using the MD0 pin.

_		<u> </u>
	MD0	CONTROLLER AND TARGET SELECTION
	Short to Ground	Target I2S Mode
	Short to Ground with 4.7K Ohms	Target TDM Mode
	Short to AVDD	Controller I2S Mode
	Short to AVDD with 4.7K Ohms	Controller TDM Mode
	Short to AVDD with 22K Ohms	Target LJ Mode

The word length for audio serial interface (ASI) in TAD5242 can be selected through MD1 and MD2 Pins in target mode of operation. In controller mode, fixed word length of 32 bits is supported. The TAD5242 also supports 1.8V AVDD operation in target mode with 32 bit word length. Table 8-2 shows the configuration table for setting word length and AVDD supply voltage

Table 8-2. Word Length and Supply Mode Selection

Table 0-2. Word Length and Supply Mode Selection						
MD1	MD2	CONTROLLER AND TARGET SELECTION				
Low	Low	Word Length=32				
		AVDD=3.3V				
Low	High	Word Length=32				
		AVDD=1.8V				
High	Low	Word Length=24				
		AVDD=3.3V				
High	High	Word Length=16				
		AVDD=3.3V				

The TAD5242 also offers daisy chain option for TDM mode of operation. This option is auto enabled whenever device is selected to be in TDM Mode with MD0. MD6 Pin acts as a Daisy Chain output in this mode. In this case, Device plays the data coming on Slot 0 and Slot 1 and sends the shifted data on remaining slots on MD6.

#### 8.3.2.1 Time Division Multiplexed Audio (TDM) Interface

In TDM mode, also known as DSP mode, the rising edge of FSYNC starts the data transfer with the slot 0 data first. Immediately after the slot 0 data transmission, the remaining slot data are transmitted in order. FSYNC and each data bit (except the MSB of slot 0 when TX\_OFFSET equals 0) is transmitted on the rising edge of BCLK. Figure 8-2 and Figure 8-3 show the protocol timing for TDM operation with various configurations.






Figure 8-2. TDM Mode Protocol Timing (MD0 shorted to ground with 4.7K Ohms) In Target Mode




Figure 8-3. TDM Mode Protocol Timing (MD0 shorted to AVDD with 4.7K Ohms) In Controller Mode

For proper operation of the audio bus in TDM mode, the number of bit clocks per frame must be greater than or equal to the number of active output channels times the 32-bits word length of the output channel data. The device transmits a zero data value on SDOUT for the extra unused bit clock cycles. The device supports FSYNC as a pulse with a 1-cycle-wide bit clock, but also supports multiples as well.

### 8.3.2.2 Inter IC Sound (I<sup>2</sup>S) Interface

The standard I<sup>2</sup>S protocol is defined for only two channels: left and right. In I<sup>2</sup>S mode, the MSB of the left slot 0 is transmitted on the falling edge of BCLK in the second cycle after the falling edge of FSYNC. The MSB of the right slot 0 is transmitted on the falling edge of BCLK in the second cycle after the rising edge of FSYNC. Each subsequent data bit is transmitted on the falling edge of BCLK. In master mode, FSYNC is transmitted on the rising edge of BCLK. Figure 8-4 and Figure 8-5 show the protocol timing for I2S operation in target and controller mode of operation.




Figure 8-4. I<sup>2</sup>S Mode Protocol Timing (MD0 shorted to ground) in Target Mode




Figure 8-5. I<sup>2</sup>S Protocol Timing (MD0 shorted to AVDD) In Controller Mode



For proper operation of the audio bus in I<sup>2</sup>S mode, the number of bit clocks per frame must be greater than or equal to the number of active output channels (including left and right slots) times the 32-bits word length of the output channel data. The device FSYNC low pulse must be a number of BCLK cycles wide that is greater than or equal to the number of active left slots times the 32-bits data word length. Similarly, the FSYNC high pulse must be a number of BCLK cycles wide that is greater than or equal to the number of active right slots times the 32-bits data word length. The device transmit zero data value on SDOUT for the extra unused bit clock cycles.



#### 8.3.3 Phase-Locked Loop (PLL) and Clock Generation

The device uses an integrated, low-jitter, phase-locked loop (PLL) to generate internal clocks required for the ADC and DAC modulators and digital filter engine, as well as other control blocks.

In target mode of operation, the device supports the various output data sample rates (of the FSYNC signal frequency) and the BCLK to FSYNC ratio to configure all clock dividers, including the PLL configuration, internally without host programming. Table 8-3 and Table 8-4 list the supported FSYNC and BCLK frequencies.

Table 8-3. Supported FSYNC (Multiples or Submultiples of 48 kHz) and BCLK Frequencies

	BCLK (MHz)						
BCLK TO FSYNC RATIO	FSYNC (8 kHz)	FSYNC (16 kHz)	FSYNC (24 kHz)	FSYNC (32 kHz)	FSYNC (48 kHz)	FSYNC (96 kHz)	FSYNC (192 kHz)
16	Reserved	0.256	0.384	0.512	0.768	1.536	3.072
24	Reserved	0.384	0.576	0.768	1.152	2.304	4.608
32	0.256	0.512	0.768	1.024	1.536	3.072	6.144
48	0.384	0.768	1.152	1.536	2.304	4.608	9.216
64	0.512	1.024	1.536	2.048	3.072	6.144	12.288
96	0.768	1.536	2.304	3.072	4.608	9.216	18.432
128	1.024	2.048	3.072	4.096	6.144	12.288	24.576
192	1.536	3.072	4.608	6.144	9.216	18.432	Reserved
256	2.048	4.096	6.144	8.192	12.288	24.576	Reserved
384	3.072	6.144	9.216	12.288	18.432	Reserved	Reserved
512	4.096	8.192	12.288	16.384	24.576	Reserved	Reserved

Table 8-4. Supported FSYNC (Multiples or Submultiples of 44.1 kHz) and BCLK Frequencies

	остросто	BCLK (MHz)					
BCLK TO FSYNC RATIO	FSYNC (7.35 kHz)	FSYNC (14.7 kHz)	FSYNC (22.05 kHz)	FSYNC (29.4 kHz)	FSYNC (44.1 kHz)	FSYNC (88.2 kHz)	FSYNC (176.4 kHz)
16	Reserved	Reserved	0.3528	0.4704	0.7056	1.4112	2.8224
24	Reserved	0.3528	0.5292	0.7056	1.0584	2.1168	4.2336
32	Reserved	0.4704	0.7056	0.9408	1.4112	2.8224	5.6448
48	0.3528	0.7056	1.0584	1.4112	2.1168	4.2336	8.4672
64	0.4704	0.9408	1.4112	1.8816	2.8224	5.6448	11.2896
96	0.7056	1.4112	2.1168	2.8224	4.2336	8.4672	16.9344
128	0.9408	1.8816	2.8224	3.7632	5.6448	11.2896	22.5792
192	1.4112	2.8224	4.2336	5.6448	8.4672	16.9344	Reserved
256	1.8816	3.7632	5.6448	7.5264	11.2896	22.5792	Reserved
384	2.8224	5.6448	8.4672	11.2896	16.9344	Reserved	Reserved
512	3.7632	7.5264	11.2896	15.0528	22.5792	Reserved	Reserved

In the controller mode of operation, the device uses the MD3 pin (as the system clock, CCLK) as the reference input clock source. The device provides flexibility in FSYNC selection with a supported system clock frequency option of either 256  $\times$  f<sub>S</sub> or 128  $\times$  f<sub>S</sub> or a fixed 48/44.1KSPS or 96/88.2KSPS as configured using the MD1 and MD2 pins. Table 8-5 shows the FSYNC and BCLK selection for the controller mode using the MD1 and MD2 pins.



Table 8-5. System Clock Selection for the Controller Mode

MD1	MD2	SYSTEM CLOCK SELECTION (Valid for Master Mode Only)
LOW	LOW	FSYNC = CCLK/256
		<b>I2S Mode</b> : BCLK = $64*f_S$
		TDM Mode:
		For FSYNC<=96KSPS, BCLK = 128*f <sub>S</sub>
		For FSYNC>96KSPS, BCLK = 64*f <sub>S</sub>
LOW	HIGH	FSYNC = CCLK/128
		I2S Mode: BCLK = 64*f <sub>S</sub>
		TDM Mode:
		For FSYNC<=96KSPS, BCLK = 128*f <sub>S</sub>
		For FSYNC>96KSPS, BCLK = 64*f <sub>S</sub>
HIGH	LOW	FSYNC = 96/88.2KSPS;
		I2S Mode: BCLK = 64*f <sub>S</sub>
		<b>TDM Mode</b> : BCLK = 128*f <sub>S</sub>
HIGH	HIGH	FSYNC = 48/44.1KSPS;
		I2S Mode: BCLK = 64*f <sub>S</sub>
		<b>TDM Mode</b> : BCLK = 128*f <sub>S</sub>

See Table 8-2 for the MD1, MD2 and MD3 pin function in the target mode of operation.

#### 8.3.4 Analog Output Configurations

The device supports playback of two channels using the high-performance stereo DAC. The device consists of two pairs of analog output pins (OUTxP and OUTxM) which can be configured in single-ended or differential input mode by setting MD4 and MD5 pins. The input source for these channels is from TDM/I2S.

Table 8-6 shows the analog input output configuration modes available with MD4 and MD5 configuration

Table 8-6. Analog Output Configurations

i and i o o i i i i i i i i i i i i i i i i							
MD4	MD5	ANALOG OUTPUT CONFIGURATION					
Low	Low	Differential Output; Lineout load only					
Low	High	Differential Output; Receiver or Lineout load					
High	Low	Single ended output; Lineout only					
High	High	Pseudo differential output; Headphone or Lineout load					

The device also supports Channel select configurations to enable mono or stereo outptu in I2S and LJF Modes. Thi can be configured by setting MD6 pin. Table 8-7 shows the control for this feature with MD6 configuration.

Table 8-7. Output Channel select configuration

MD6	ANALOG OUTPUT CONFIGURATION
Low	Stereo DAC
High	Mono Channel 1 DAC

The device also supports output cap charging for AC Coupled loads with a pop reduction. This is supproted for Headphone loads and supports power on in 100ms time. Table 8-8 shows the control for this feature with MD3 configuration.



Table 8-8. Output cap charging configuration

MD3	ANALOG OUTPUT CONFIGURATION
Low	Output Cap Charging Disabled
High	Output Cap Charging Enabled

#### 8.3.5 Reference Voltage

All audio data converters require a DC reference voltage. The TAD5242 achieves low-noise performance by internally generating a low-noise reference voltage. This reference voltage is generated using a band-gap circuit with high PSRR performance. This audio converter reference voltage must be filtered externally using a minimum 1- $\mu$ F capacitor connected from the VREF pin to analog ground (AVSS). The value of this reference voltage, VREF, is set to 2.75 V, which in turn supports a 2-V<sub>RMS</sub> differential full-scale output to the device. The required minimum AVDD voltage for this VREF voltage is 3 V. Do not connect any external load to a VREF pin.



### 8.3.6 DAC Signal-Chain

Figure 8-6 shows the key components of the playback signal chain.




Figure 8-6. DAC Signal-Chain Processing Flowchart

The DAC signal chain offers a highly flexible low-noise playback path for low-noise and high-fidelity audio applications. This low-noise and low-distortion, multibit, delta-sigma DAC enables the TAD5242 to achieve 120 dB dynamic range in very low power. Moreover, the DAC architecture has inherent antialias filtering with a high rejection of out-of-band frequency noise around multiple modulator frequency components. Therefore, the device prevents noise from aliasing into the audio band. The TAD5242 also integrates, high-performance multistage digital interpolation filter sharply cuts off any out-of-band frequency noise with high stop-band attenuation.

Product Folder Links: TAD5242

Copyright © 2023 Texas Instruments Incorporated



### 8.3.6.1 Configurable Digital Interpolation Filters

The device playback channel includes a high dynamic range, built-in digital interpolation filter to process the input data stream to generate digital data stream for multibit delta-sigma ( $\Delta\Sigma$ ) modulator. The interpolation filters in the device are linear phase making them suitable for a wide variety of Audio applications. Following section describes the filter response for different samples rates.

#### 8.3.6.1.1 Linear Phase Filters

The linear phase interpolation filters are the default filters set by the device and can be used for all applications that require a perfect linear phase with zero-phase deviation within the pass-band specification of the filter. The filter performance specifications and various plots for all supported output sampling rates are listed in this section.



#### 8.3.6.1.1.1 Sampling Rate: 16 kHz or 14.7 kHz

Figure 8-7 and Figure 8-8 respectively show the magnitude response and the pass-band ripple for a interpolation filter with a sampling rate of 16 kHz or 14.7 kHz. Table 8-9 lists the specifications for a interpolation filter with an 16-kHz or 14.7-kHz sampling rate.




Figure 8-7. Linear Phase Interpolation Filter Magnitude Response




Figure 8-8. Linear Phase Interpolation Filter Pass-Band Ripple

**Table 8-9. Linear Phase Interpolation Filter Specifications** 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.454 × f <sub>S</sub>	-0.17		0.03	dB
Stop-band attenuation	Frequency range is 0.6 × f <sub>S</sub> to 4 × f <sub>S</sub>	80.4			dB
	Frequency range is 4 × f <sub>S</sub> to 7.43 × f <sub>S</sub>	86.9			uБ
Group delay or latency	Frequency range is 0 to 0.454 × f <sub>S</sub>		16.0		1/f <sub>S</sub>

#### 8.3.6.1.1.2 Sampling Rate: 24 kHz or 22.05 kHz

Figure 8-9 and Figure 8-10 respectively show the magnitude response and the pass-band ripple for a interpolation filter with a sampling rate of 24 kHz or 22.05 kHz. Table 8-10 lists the specifications for a interpolation filter with an 24-kHz or 22.05-kHz sampling rate.




Figure 8-9. Linear Phase Interpolation Filter Magnitude Response




Figure 8-10. Linear Phase Interpolation Filter Pass-Band Ripple

Table 8-10. Linear Phase Interpolation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.454 × f <sub>S</sub>	-0.05		0.03	dB
Stop-band attenuation	Frequency range is 0.58 × f <sub>S</sub> to 4 × f <sub>S</sub>	81.9			dB
	Frequency range is 4 × f <sub>S</sub> to 15.42 × f <sub>S</sub>	87.6			uБ

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: *TAD5242* 



Table 8-10. Linear Phase Interpolation Filter Specifications (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Group delay or latency	Frequency range is 0 to 0.454 × f <sub>S</sub>		17.6		1/f <sub>S</sub>

#### 8.3.6.1.1.3 Sampling Rate: 32 kHz or 29.4 kHz

Figure 8-11 and Figure 8-12 respectively show the magnitude response and the pass-band ripple for a interpolation filter with a sampling rate of 32 kHz or 29.4 kHz. Table 8-11 lists the specifications for a interpolation filter with an 32-kHz or 29.4-kHz sampling rate.




Figure 8-11. Linear Phase Interpolation Filter Magnitude Response




Figure 8-12. Linear Phase Interpolation Filter Pass-Band Ripple

Table 8-11. Linear Phase Interpolation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.454 × f <sub>S</sub>	-0.05		0.03	dB
Stop-band attenuation	Frequency range is 0.586 × f <sub>S</sub> to 4 × f <sub>S</sub>	81.9			dB
	Frequency range is 4 × f <sub>S</sub> to 15.42 × f <sub>S</sub>	87.6			ив
Group delay or latency	Frequency range is 0 to 0.454 × f <sub>S</sub>		17.6		1/f <sub>S</sub>

#### 8.3.6.1.1.4 Sampling Rate: 48 kHz or 44.1 kHz

Figure 8-13 and Figure 8-14 respectively show the magnitude response and the pass-band ripple for a interpolation filter with a sampling rate of 48 kHz or 44.1 kHz. Table 8-12 lists the specifications for a interpolation filter with an 48-kHz or 44.1-kHz sampling rate.




Figure 8-13. Linear Phase Interpolation Filter Magnitude Response




Figure 8-14. Linear Phase Interpolation Filter Pass-Band Ripple



Table 8-12. Linear Phase Interpolation Filter Specifications

PARAMETER	TEST CONDITIONS	TYP	MAX	UNIT					
Pass-band ripple	Frequency range is 0 to 0.454 × f <sub>S</sub>	-0.08		0.02	dB				
Stop-band attenuation	Frequency range is 0.585 × f <sub>S</sub> to 4 × f <sub>S</sub>	82.0							
	Frequency range is $4 \times f_S$ to $7.42 \times f_S$ onwards	89.0			dB				
Group delay or latency	Frequency range is 0 to 0.454 × f <sub>S</sub>		17.3		1/f <sub>S</sub>				

#### 8.3.6.1.1.5 Sampling Rate: 96 kHz or 88.2 kHz

Figure 8-15 and Figure 8-16 respectively show the magnitude response and the pass-band ripple for a interpolation filter with a sampling rate of 96 kHz or 88.2 kHz. Table 8-13 lists the specifications for a interpolation filter with an 96-kHz or 88.2-kHz sampling rate.




Figure 8-15. Linear Phase Interpolation Filter Magnitude Response




Figure 8-16. Linear Phase Interpolation Filter Pass-Band Ripple

Table 8-13. Linear Phase Interpolation Filter Specifications


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.452 × f <sub>S</sub>	-0.2		0.04	dB
Stop-band attenuation	Frequency range is 0.58 × f <sub>S</sub> to 3.42 × f <sub>S</sub>	82.4			dB
Group delay or latency	Frequency range is 0 to 0.454 × f <sub>S</sub>		16.7		1/f <sub>S</sub>

#### 8.3.6.1.1.6 Sampling Rate: 384 kHz or 352.8 kHz

Figure 8-17 and Figure 8-18 respectively show the magnitude response and the pass-band ripple for a interpolation filter with a sampling rate of 384 kHz or 352.8 kHz. Table 8-14 lists the specifications for a interpolation filter with an 384-kHz or 352.8-kHz sampling rate.

Copyright © 2023 Texas Instruments Incorporated





(gp) populubew (or control of the co

Figure 8-17. Linear Phase Interpolation Filter Magnitude Response

Figure 8-18. Linear Phase Interpolation Filter Pass-Band Ripple

Table 8-14. Linear Phase Interpolation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.245 × f <sub>S</sub>	-0.03		0.67	dB
Stop-band attenuation	Frequency range is 0.391 × f <sub>S</sub> to 1.61 × f <sub>S</sub>	77.6			dB
Group delay or latency	Frequency range is 0 to 0.212 × f <sub>S</sub>		10.7		1/f <sub>S</sub>

#### 8.4 Device Functional Modes

#### 8.4.1 Active Mode

The device wakes up in active mode when AVDD and IOVDD are available. Configure all hardware control pins (MD0, MD1, MD2, MD3, MD4,MD5 and MD6) for the device desired mode of operation before enabling clocks for the device.

In active mode, when the audio clocks are available, the device automatically powers up all DAC channels and starts transmitting and playing data over the audio serial interface. If the clocks are stopped, then the device auto powers down the DAC channels.

Product Folder Links: TAD5242

Ibmit Document Feedback



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The TAD5242 is a stereo, high-performance audio DAC that supports sample rates of up to 192 kHz. The device can be configured by controlling the Pins MD0 to MD6 and can support 1.8/3.3V AVDD along with flexible Digital interfaces of I2S/TDM/LJF. The device also supports 2 channel differential, single ended or psuedo differential output with options for headphone and lineout drive capabilities.

### 9.2 Typical Application

#### 9.2.1 Application

Figure 9-1 shows a typical configuration of the TAD5242 for an application using two channel lineout operation in an I<sup>2</sup>S target audio data target interface. For best distortion performance, use input AC-coupling capacitors with a low-voltage coefficient.




Figure 9-1. Stereo Lineout in Target I2S Mode Block Diagram

#### 9.2.2 Design Requirements

Table 9-1 lists the design parameters for this application.



**Table 9-1. Design Parameters** 

PARAMETER	VALUE
AVDD	3.3V
IOVDD	1.2V or 1.8V or 3.3V
AVDD supply current consumption	TBD
IOVDD supply current consumption	TBD
Load on OUT1M, OUT1P, OUT2M, OUT2P	>600 ohms

#### 9.2.3 Detailed Design Procedure

This section describes the necessary steps to configure the TAD5242 for this specific application.

- 1. Apply power to the device:
  - a. Power up the IOVDD and AVDD power supplies
  - b. Wait for at least 1ms to allow the device to initialize the internal registers.
  - c. The device now goes into sleep mode (low-power mode < 10  $\mu$ A)
- 2. Configure the Mode Pins as per the system requirements:
  - a. Select the ASI Mode by pulling up to AVDD or down to VSS; MD0 Pin. MD0 should be grounded for this use case.
  - b. Pull Up to IOVDD or Pull down to VSS on MD1 to MD5 Pin as per the reuqired configuration. All the Pins are grounded for this use case.
- 3. Applying the ASI Clocks will wake up the device (BCLK and FSYNC)
- 4. To put th device back in sleep mode, Stop the clocks:
  - a. Wait at least 100 ms to allow the device to complete the shutdown sequence
  - b. Change the Mode configuration by changing MD0 to MD6 as per requirement
- 5. Repeat step 4 and step 5 as required for mode transitions



## 10 Power Supply Recommendations

The power-supply sequence between the IOVDD and AVDD rails can be applied in any order. However, after all Mode pins are stable, then only initiate the clocks to initialize the device.

For the supply power-up requirement,  $t_1$ ,  $t_2$  and  $t_3$  must be at least 2 ms to allow the device to initialize the internal registers. See the *Section 8.4* section for details on how the device operates in various modes after the device power supplies are settled to the recommended operating voltage levels. For the supply power-down requirement,  $t_4$ ,  $t_5$  and  $t_6$  must be at least 10 ms. This timing (as shown in Figure 10-1) allows the device to ramp down the volume on the record data, power down the analog and digital blocks, and put the device into low power mode.




Figure 10-1. Power-Supply Sequencing Requirement Timing Diagram

Make sure that the supply ramp rate is slower than  $0.1V/\mu s$  and that the wait time between a power-down and a power-up event is at least 100 ms.

The TAD5242 supports a single AVDD supply operation by integrating an on-chip digital regulator, DREG, and an analog regulator, AREG.

Copyright © 2023 Texas Instruments Incorporated



## 11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGE OUTLINE**

## RGE0024N

## VQFN - 1 mm max height



### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.

opyright © 2023 Texas Instruments Incorporated

The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



- 2X (2.5) -

## **EXAMPLE BOARD LAYOUT**

RGE0024N


VQFN - 1 mm max height



## **EXAMPLE STENCIL DESIGN**

# RGE0024N

VQFN - 1 mm max height



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 24-Dec-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
XTAD5242IRGER	ACTIVE	VQFN	RGE	24	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated