# **EVE Programming Environment**

#### **Contents**

#### **EVE Programming Environment**

- ➤ 2D Block Addition for Unsigned Byte Arrays
  - Natural C Code
  - > VCOP Kernel-C Code
- ➤ Building the Vector Core Emulatable and Executable
- ➤ Components of Concurrent Execution
- Generated Interfaces for Kernel-C Functions
- ➤ Vector Core Loop Performance
- ➤ Conclusions

TEXAS INSTRUMENTS

# 2D Block Addition for Unsigned Byte Arrays: Natural C Code


ŢEXAS

#### 2D Block Addition for Unsigned Byte Arrays: Natural C Code

```
void vcop vec array add uns char cn
   unsigned char
                 a[],
   unsigned char b[],
   unsigned char
                 c[],
   int
                     blk h,
   int
                      blk w
    int
            i3;
          i4;
    int
    for (i3 = 0; i3 < blk h; i3++)
        for (i4 = 0; i4 < blk w; i4++)
            c[blk w * i3 + i4] =
            a[blk w * i3 + i4] + b[blk w * i3 + i4];
```



### Process to Build C files into Executable





# 2D Block Addition for Unsigned Byte Arrays: VCOP Kernel-C Code



# 2D Block Addition for Unsigned Byte Arrays: VCOP Kernel-C Code


```
sizeof(*in1 ptr)
#define ELEMSZ
                      (VCOP_SIMD_WIDTH*ELEMSZ)
#define VECTORSZ
void eve array add uns char
                             // input 1 data pointer
  __vptr_uint8 in1_ptr,
                            // input 2 data pointer
  vptr uint8 in2 ptr,
   vptr uint8 optr,
                              // output data pointer
 unsigned short width,
                              // width of each line
 unsigned short height
                              // height of each line
   vector Vin1;
                              // input1
   vector Vin2;
                               // input2
   vector Vout;
                               // output
   for (int I1 = 0; I1 < height; I1++)
      for (int I2 = 0; I2 < width/VCOP SIMD WIDTH; I2++)
          agen Addr;
          Addr = I1*width*ELEMSZ + I2*VECTORSZ;
          Vin1
                    = in1 ptr[Addr];
                    = in2 ptr[Addr];
          Vin2
          Vout
                    = Vin1 + Vin2;
          optr[Addr] = Vout;
```



# **Building the Vector Core Emulatable and Executable**




## PROCESS to BUILD EVE EMULATABLE





## PROCESS to BUILD EVE EXECUTABLE





# Various Components of Concurrent Scalar Vector Core Execution



## Detailed View of Generated Interfaces for Kernel-C Functions




#### Interfaces Generated by Compiler for Every Kernel-C Function

```
/* Parameter Register Block
extern unsigned short
__pblock_eve_array_add_uns char[];
/* Basic Runner Function
void eve array add uns char(
  vptr_uint8 in1 ptr,
  __vptr_uint8 in2_ptr,
  vptr uint8 optr,
  unsigned short width,
  unsigned short height);
/* Custom Runner Function
void eve array add uns char custom(
  __vptr_uint8 in1 ptr,
  __vptr_uint8 in2 ptr,
  __vptr_uint8 optr,
  unsigned short width,
  unsigned short height,
  unsigned short* pblock);
/* Parameter Block Initialization Function
unsigned int eve_array_add_uns_char_init(
  vptr uint8 in1 ptr,
  vptr uint8 in2 ptr,
  __vptr_uint8 optr,
  unsigned short width,
  unsigned short height,
  unsigned short* pblock);
/* VCOP VLOOP Execution Function
void eve array add uns char vloops(
  unsigned short* pblock);
/* Parameter Register Count Function
unsigned int
eve array add uns char param count();
                                               */
/* Internal Value Count
unsigned int
eve array add uns char ctrl count();
```



### **Parameter Block**



TEXAS INSTRUMENTS

# **Vector Core Loop Execution Time**

- $\triangleright$  Command Decode Time: 2 x vector core command length + 4 = 2x6 + 4 = 16 cycles
- ➤ Parameter Fetch Time: 9 + ceiling((num-param\_words/8)) = 9 + 1 = 10 cycles
- Loop execution Time: 16 cycles (pipeline ramp up/down) + (width x height)/8
- Total Time: (width x height)/8 + 41 (overhead) cycles



# **Vector Core Loop Execution Time**

Table 2-4. Total Execution Time With Overheads With Exposed Command Decode

Memory	Width	Height	Execution time	Overheads	Total Time	Overhead%
64	8	8	8	41	49	83.67
1024	128	8	128	41	169	24.26
1024	32	32	128	41	169	24.26
2048	256	8	256	41	297	13.80
4096	512	8	512	41	553	7.41
4096	64	64	512	41	553	7.41
8192	1024	8	1024	41	1063	3.86
16384	128	128	2048	41	2089	1.96



## **Vector Core Loop Execution Time**

Table 2-5. Total Execution Time With Overheads With Hidden Command Decode

Memory	Width	Height	Execution time	Overheads	Total Time	Overhead%
64	8	8	8	29	49	59.18
1024	128	8	128	29	169	17.16
1024	32	32	128	29	169	17.16
2048	256	8	256	29	297	9.76
4096	512	8	512	29	553	5.24
4096	64	64	512	29	553	5.24
8192	1024	8	1024	29	1063	2.73
16384	128	128	2048	29	2089	1.39



#### **Vector Core Loop Execution Time from Simulator**

- Iteration\_Count: Product of four nested loop iteration counters (lpend1,.. lpend4)
- Operation\_Count: Performance per iteration without memory stalls
- Load\_store\_cycle\_count: Performance including impact of memory stalls.
- Cycle\_count: Pipeline overhead of 16 cycles + Max (Load\_store, Operation)
- Parameter\_rd\_overhead: Read time by vector core from memory for parameters
- Decode overhead: Loop decode overhead
- > Total Cycle count = Sum of Decode overhead + Parameter\_rd\_overhead + Cycle\_count
- Cumulative Cycle Count = Sum of Total cycle Count
- > RPT\_END : Maximum number of iterations for repeat loop

TEXAS INSTRUMENTS

## **CONCLUSIONS**



### **Conclusions**

#### **EVE Programming Environment**

- ➤ 2D Block Addition for Unsigned Byte Arrays
  - > Natural C Code
  - > VCOP Kernel-C Code
- ➤ Building the Vector Core Emulatable and Executable
- ➤ Components of Concurrent Execution
- Generated Interfaces for Kernel-C Functions
- ➤ Vector Core Loop Performance
- ➤ Conclusions

TEXAS INSTRUMENTS

# **Further Optimization**



### **Contents**

#### **EVE Further Optimizations of Basic Examples**

- > 2D Block Addition for Unsigned Byte Arrays: More Efficient Code
- 2D Block Addition for Unsigned Short Arrays
- > 2D Block Addition for Unsigned Short Arrays: More Efficient Code
- Restrictions: Alignment of Half-word data Loads
- Conclusions



# 2D Block Addition for Unsigned Bytes (Code Shown in previous section)

```
#define ELEMSZ
                    sizeof(*in1 ptr)
#define VECTORSZ
                   (VCOP SIMD WIDTH*ELEMSZ)
void eve array add uns char
                          // input 1 data pointer
  vptr uint8 in1 ptr,
 vector Vin1;
                           // input1
                           // input2
   vector Vin2;
   vector Vout;
                           // output
  for (int I1 = 0; I1 < height; I1++)
     for (int I2 = 0; I2 < width/VCOP_SIMD_WIDTH; I2++)
         __agen Addr;
         Addr = I1*width*ELEMSZ + I2*VECTORSZ;
         Vin1
                  = in1 ptr[Addr];
         Vin2
              = in2 ptr[Addr];
                = Vin1 + Vin2;
         Vout
         optr[Addr] = Vout;
```

Performance: (width x height)/8 + 41 cycles



# 2D Block Addition for Unsigned Bytes (More Efficient Code)

```
#define ELEMSZ
                          sizeof(*in1 ptr)
#define VECTORSZ
                          (2 * VCOP SIMD WIDTH*ELEMSZ)
#define VCOP 2SIMD WIDTH (2 * VCOP SIMD WIDTH)
void eve array add uns char intly
  vptr uint8 in1 ptr,
                            // input 1 data pointer
                          // input 2 data pointer
// output data pointer
  vptr uint8 in2 ptr,
  vptr uint8 optr,
 unsigned short width,
                              // width of each line
 unsigned short height
                              // height of each line
                             // input from array input1
  __vector Vin1, Vin2;
  vector Vin3, Vin4;
                             // input from array input2
                              // outputs
   vector Vout1, Vout2;
  for (int I1 = 0; I1 < height; I1++)
      for (int I2 = 0; I2 < width/VCOP_2SIMD WIDTH; I2++)
          agen Addr;
         Addr = I1*width*ELEMSZ + I2*VECTORSZ;
         (Vin1, Vin2) = in1 ptr[Addr].deinterleave();
         (Vin3,Vin4) = in2 ptr[Addr].deinterleave();
         Vout1
                     = Vin1 + Vin3:
         Vout2 = Vin2 + Vin4;
         optr[Addr].interleave() = (Vout1, Vout2);
```

Performance: (width x height)/16 + 43 cycles



## 2D Block Addition for Unsigned Short Arrays

```
sizeof(*in1 ptr)
#define ELEMSZ
#define VECTORSZ
                         (VCOP SIMD WIDTH*ELEMSZ)
 void eve array add uns short
     __vptr_uint16 in1_ptr, // input 1 data pointer
    __vptr_uint16 in2_ptr, // input 2 data pointer
_vptr_uint16 optr, // output data pointer
unsigned short width, // width of each line
     unsigned short height // height of each line
     vector Vin1;
                                    // input1
                                    // input2
      vector Vin2;
                                     // output
       vector Vout;
     for (int I1 = 0; I1 < height; I1++)
         for (int I2 = 0; I2 < width/VCOP SIMD WIDTH; I2++)
             agen Addr;
             Addr
                         = I1*width*ELEMSZ + I2*VECTORSZ;
             Vin1
                         = in1 ptr[Addr];
             Vin2
                         = in2 ptr[Addr];
                         = Vin1 + Vin2;
             Vout
             optr[Addr] = Vout;
```

Performance: (width x height)/8 + 41 cycles



# 2D Block Addition for Unsigned Short Arrays (More Optimized Code)

```
#define ELEMSZ
                         sizeof(*in1 ptr)
#define VECTORSZ
                        (2 * VCOP SIMD WIDTH*ELEMSZ)
#define VCOP 2SIMD WIDTH
                       (2 * VCOP SIMD WIDTH)
void eve array add uns short intly
  vptr uint16 in1 ptr,
                             // input 1 data pointer
  __vptr_uint16 optr, // output data pointer unsigned short width, // width of each line
  unsigned short height
                              // height of each line
                         // input from array input1
   __vector Vin1, Vin2;
   vector Vin3, Vin4;
                             // input from array input2
   vector Vout1, Vout2;
                        // outputs
  for (int I1 = 0; I1 < height; I1++)
      for (int I2 = 0; I2 < width/VCOP 2SIMD WIDTH; I2++)
          agen Addr;
          Addr = I1*width*ELEMSZ + I2*VECTORSZ;
          (Vin1,Vin2) = in1 ptr[Addr].deinterleave();
          (Vin3,Vin4) = in2 ptr[Addr].deinterleave();
          Vout1
                        = Vin1 + Vin3;
                        = Vin2 + Vin4;
          Vout2
          optr[Addr].interleave() = (Vout1, Vout2);
```

Performance: (width x height)/16 + 43 cycles



### **EVE: Restrictions**

#### Restriction 1—Vector Core Accessible Memories

The vector core cannot access ARP32 DMEM memory.

Restriction 2 — Half-Word INTLV/DINTLV Loads/Stores Must Be Word Aligned

TEXAS INSTRUMENTS

#### 2D Block Addition for Non-Aligned Unsigned Short Arrays

```
#define ELEMSZ
                           sizeof(*in1 ptr)
#define VECTORSZ
                           (2 * VCOP SIMD WIDTH*ELEMSZ)
                           (2 * VCOP SIMD WIDTH)
#define VCOP 2SIMD WIDTH
void eve array add uns short intly
   __vptr_uint16 in1 ptr,
                              // input 1 data pointer
                            // input 2 data pointer
// output data pointer
  __vptr_uint16 in2_ptr,
  vptr uint16 optr,
  unsigned short width,
                              // width of each line
  unsigned short height
                              // height of each line
                            // input from array input1
   __vector Vin1, Vin2;
  vector Vin3, Vin4;
                              // input from array input2
  vector Vout1, Vout2;
                               // outputs
  for (int I1 = 0; I1 < height; I1++)
      for (int I2 = 0; I2 < width/VCOP 2SIMD WIDTH; I2++)
          agen Addr;
          Addr = I1*width*ELEMSZ + I2*VECTORSZ;
          Vin1 = in1 ptr[Addr];
          Vin2 = (in1 ptr + ELEMSZ*VCOP SIMD WIDTH) [Addr];
          Vin3 = in2 ptr[Addr];
          Vin4 = (in2 ptr + ELEM SZ*VCOP SIMD WIDTH) [Addr];
          Vout1
                          = Vin1 + Vin3;
          Vout.2
                          = Vin2 + Vin4:
          optr[Addr]
          (optr + ELEM_SZ*VCOP_SIMD_WIDTH) [Addr] = Vout2;
```

Performance: 2 x (width x height)/ 16 + 41 cycles



### **Conclusions**

#### **EVE Further Optimizations of Basic Examples**

- > 2D Block Addition for Unsigned Byte Arrays: More Efficient Code
- 2D Block Addition for Unsigned Short Arrays
- > 2D Block Addition for Unsigned Short Arrays: More Efficient Code
- Restrictions: Alignment of Half-word data Loads
- Conclusions



### **EVE Examples of Simple Vector Core Features**



#### **Contents**

#### **EVE Further Optimizations of Basic Examples**

- ➤ Example 1: 2D FIR Filter for 8-Bit Data
- ➤ Example 2: 2D FIR Filter for 16-bit Data
- ➤ Intelligent Read/Write Buffer
- ➤ Example 3: Complex Multiply
- ➤ Example 4: Searching for Array Maximum/Index
- ➤ List of VCOP Load and Store, Operation Modes
- ➤ Conclusions

TEXAS
INSTRUMENTS

# **Example 1: 2D FIR Filter for 8-Bit Data**

TEXAS INSTRUMENTS

#### 2D FIR Filter for 8-bit data: Natural C Code

```
void vcop_fir_2D_uns_char_c
   unsigned short
                            blk w,
   unsigned short
                           line ofst,
   unsigned short
                           blk h,
   unsigned char
                           data ptr[],
   unsigned short
                           coef w,
   unsigned short
                           coef h,
   unsigned char
                           coef_ptr[],
   unsigned char
                         output_ptr[],
   unsigned short
                           rnd bits
   int i1, i2, i3, i4;
   unsigned int acc;
   unsigned char in_data, coef_data;
   for (i1 = 0; i1 < blk_h; i1++)
       for (i2 = 0; i2 < blk_w; i2++)
           acc = 0;
           for (i3 = 0; i3 < coef h; i3++)
               for (i4 = 0; i4 < coef w; i4++)
                    in data
                               = data_ptr
                    [(i1 * line ofst) + i2 + (i3 * line ofst) + i4];
                    coef data = coef ptr[(i3 * coef w) + i4];
                              += (in_data * coef_data);
                    acc
            acc += (1 << (rnd_bits - 1));
            acc >>= rnd bits;
           output_ptr[(i1 * line_ofst) + i2] = acc;
```



#### 2D FIR Filter for 8-bit data: VCOP Kernel-C Code

```
#define OUTPUT VECTORSZ (VCOP SIMD WIDTH * OUTPUT ELEMSZ)
void vcop_fir_2D_uns_char
                         // width of input block, in elements
   unsigned short blkw,
   unsigned short line_ofst, // offset between input lines, in elems
   unsigned short blkh, // height of input block
    __vptr_uint8 data_ptr, // input data pointer
   unsigned short coefw, // width of coef block, in elements
   unsigned short coefh, // height of coef block
   __vptr_uint8 coef_ptr, // coef data pointer
    __vptr_uint8 output_ptr, // output data pointer
   unsigned short rnd bits // bit position for rounding
   vector Vin, Vcoef, Vout;
   for (int I1 = 0; I1 < blkh; I1++)
     for (int I2 = 0; I2 < (blkw/VCOP SIMD WIDTH); I2++)
        agen A2;
        Vout = 0:
        for (int I3 = 0; I3 < coefh; I3++)
           for (int I4 = 0; I4 < coefw; I4++)
              agen A0, A1;
              A0 = I1*LINESZ + I2*VECTORSZ +
                    T3*LINESZ
                              + I4*ELEMSZ;
              Vin = data ptr[A0];
                 = I3*COEF LINESZ + I4*COEF ELEMSZ;
              Vcoef = coef ptr[A1].onept();
              Vout += Vin * Vcoef;
        A2 = I1*(OUTPUT LINESZ) + I2*(OUTPUT VECTORSZ);
        output ptr[A2] = Vout.round(rnd bits);
```

Performance: (coefw x coefh x blkw x blkh)/8 + 48 cycles



#### 2D FIR Filter for 8-bit: Further Optimizations

```
#define ELEMSZ
                         sizeof(*data_ptr)
#define VCOP 2SIMD WIDTH (2 * VCOP SIMD WIDTH)
               (lofst*ELEMSZ)
#define LINESZ
#define VECTORSZ
                      (VCOP 2SIMD WIDTH * ELEMSZ)
#define COEF_ELEMSZ sizeof(*coef_ptr)
#define COEF_LINESZ (coefw*COEF_ELEMSZ)
#define OUTPUT ELEMSZ sizeof(*output ptr)
#define OUTPUT LINESZ (lofst*OUTPUT ELEMSZ)
#define OUTPUT VECTORSZ (VCOP 2SIMD WIDTH * OUTPUT ELEMSZ)
void eve fir2d
                             // width of input block, in elements
   unsigned short blkw,
                             // offset between input lines, elems
   unsigned short lofst,
   unsigned short blkh,
                             // height of input block
                           // vertical downsample factor
   unsigned short vds,
    vptr uint8 data ptr, // input data pointer
            coefw,
                            // width of coef block, in elements
   Uint16
   Uint16
                coefh,
                             // height of coef block
    __vptr_uint8 coef_ptr, // coef data pointer
     ____vptr_uint8 output_ptr, // output data pointer
  Uint16
                  rnd bits
                               // bit position for rounding
   __vector Vin1, Vin2, Vcoef, Vout1, Vout2;
   for (int I1 = 0; I1 < blkh/vds; I1++)
      for (int I2 = 0; I2 < (blkw/VCOP 2SIMD WIDTH); I2++)
          agen A2;
        Vout1 = 0; Vout2 = 0;
        for (int I3 = 0; I3 < coefh; I3++)
           for (int I4 = 0; I4 < coefw; I4++)
               agen A0, A1;
              A0 = I1*LINESZ*vds +I2*VECTORSZ + I3*LINESZ +
                   I4*ELEMSZ;
              A1 = I3*COEF LINESZ + I4*COEF ELEMSZ;
             (Vin1, Vin2) = data ptr[A0].deinterleave();
              Vcoef = coef ptr[A1].onept();
              Vout1 += Vin1 * Vcoef;
              Vout2 += Vin2 * Vcoef:
        A2 = I1*(OUTPUT LINESZ) + I2*(OUTPUT VECTORSZ);
        output ptr[A2].interleave() = (Vout1, Vout2).round(rnd bits);
```

Performance: (coefw x coefh x blkw x blkh)/16 + 53 cycles



# **Example 2: 2D FIR Filter for 16-bit Data**

TEXAS INSTRUMENTS

#### 2D FIR Filter for 16-bit

```
#define ELEMSZ
                              sizeof(*data ptr)
#define LINESZ (lofst*ELEMSZ)
#define LINE2SZ (2 * lofst*ELEMSZ)
#define VECTORSZ (VCOP_SIMD_WIDTH * ELEMSZ)
#define COEF_ELEMSZ sizeof(*coef_ptr)
#define COEF_LINESZ (coefw*COEF_ELEMSZ)
#define OUTPUT_ELEMSZ sizeof(*output_ptr)
#define OUTPUT LINE2SZ (2 * lofst * OUTPUT ELEMSZ)
#define OUTPUT_VECTORSZ (VCOP_SIMD_WIDTH * OUTPUT_ELEMSZ)
void eve fir2d
   unsigned short blkw, // width of input block, in elements
                                // offset between input lines, in elems
   unsigned short lofst,
   unsigned short blkh, // height of input block unsigned short vds, // vertical downsample factor
    __vptr_int16 data_ptr, // input data pointer
   unsigned short coefw, // width of coef block, in elements unsigned short coefh, // height of coef block
__vptr_int16 coef_ptr, // coef data pointer
   __vptr_int16 output_ptr, // output data pointer
   unsigned short rnd bits // bit position for rounding
    vector Vin1, Vin2, Vcoef, Vout1, Vout2;
  for (int I1 = 0; I1 < blkh/2; I1++)
      for (int I2 = 0; I2 < (blkw/VCOP SIMD WIDTH); I2++)
           agen A2;
         Vout1 = 0;
                                                           Performance:
         Vout2 = 0:
                                                           1.125 x (coefw x coefh x blkw x blkh)/16
         for (int I3 = 0; I3 < coefh; I3++)
                                                             + 53 cycles
             for (int I4 = 0; I4 < coefw; I4++)
                 agen A0, A1;
                A0 = I1*LINE2SZ*vds + I2*VECTORSZ +
                     13*LINESZ + I4*ELEMSZ;
                A1 = I3*COEF LINESZ + I4*COEF ELEMSZ;
                Vin1 = data_ptr[A0].npt();
                Vin2 = (data_ptr + LINESZ) [A0] .npt();
                Vcoef = coef ptr[A1].onept();
                Vout1 += Vin1 * Vcoef;
                Vout2 += Vin2 * Vcoef;
         A2 = I1*(OUTPUT_LINE2SZ) + I2*(OUTPUT_VECTORSZ);
         output_ptr[A2] = Vout1.round(rnd_bits);
         (output ptr + LINESZ) [A2] = Vout2.round(rnd bits);
```



# **Intelligent Read/Write Buffer**

\_\_\_\_

51



## **Intelligent Read Buffer**

- · Load Unit Buffer
- Each memory access always loads 256-bits into the load buffer.
- Tries to re-use load buffer data for a subsequent load request.
- ➤ Can return either 64/128 bits if it falls completely within buffer.
- ➢ If all 8 load buffers hit, instantaneous bandwidth = 1024 bits
- Sustained load bandwidth = 768 bits

Iteration	Data Needed							
1	X00	X01	X02	X03	X04	X05	X06	X07
2	X01	X02	X03	X04	X05	X06	X07	X08
3	X02	X03	X04	X05	X06	X07	X08	X09
4	X10	X11	X12	X13	X14	X15	X16	X17
5	X11	X12	X13	X14	X15	X16	X17	X18
6	X12	X13	X14	X15	X16	X17	X18	X19
7	X08	X09	X0A	X0B	X0C	X0D	X0E	X0F

- ➤ Iteration 1 = {X00,.....X07} and {X10,....X17}
- Iteration 2: Re-use
- ➤ Iteration 3: Re-use
- ightharpoonupPerformance = {2, 1, 1, 2, 1, 1} = 4/3 = 1.33 cycles

TEXAS INSTRUMENTS 52

# **Intelligent Write Buffer**

- Delays writes giving priority to reads by using write buffer.
- Allows writes to drain out by giving higher priority to load.
- Previous example has 2 stores, writes get queued.
- Writes get committed to memory in cycles where there are no loads.
- Hardware capability does not require programmer to intervene.

TEXAS INSTRUMENTS

### **List of VCOP Load and Store, Operation Modes**



### **List Of Operations**

Operation	#in-out	#bits	Kernel-C Expression (1)
VABS	1-1	40	Vdst = abs(Vsrc);
VABSDIF	2-1	40	Vdst = abs(Vsrc1 - Vsrc2);
VADD	2-1	40	Vdst = Vsrc1 + Vsrc2;
VADD3	3-1	40	Vdst += Vsrc1 + Vsrc2;
VADDH	2-1	40	Vdst = Vsrc1 + hi(Vsrc2);
VADIF3	3-1	40	Vdst = Vsrc3 + (Vsrc1 - Vsrc2)
VAND	2-1	40	Vdst = Vsrc1 & Vsrc2;
VAND3	3-1	40	Vdst &= Vsrc1 & Vsrc2;
VANDN	2-1	40	Vdst &= ~Vsrc;
VADDSUB	2-2	40	(Vsrc1, Vsrc2).addsub();
VBINLOG	1-1	32	Vdst = binlog(Vsrc);
VBITC	1-1	32	Vdst = count_bits(Vsrc);
VBITDI	1-2	32	(Vdst1, Vdst2) = deinterleave_bits(Vsrc);
VBITI	2-1	32	Vdst = interleave_bits(Vsrc1, Vsrc2);
VBITPK	2-1	33	Vdst = pack(Vsrc1 >= Vsrc2);
VBITR	1-1	32	Vdst = reverse_bits(Vsrc);
VBITTR	1-1	NSIMD	Vdst = transpose_bits(Vsrc);
VBITUNPK	2-1	33	Vdst = unpack(Vsrc1, Vsrc2);
VCMOV		40	Vdst = Vsrc;
VCMPEQ	2-1	40	Vdst = Vsrc1 == Vsrc2;
VCMPGE	2-1	40	Vdst = Vsrc1 >= Vsrc2;
VCMPGT	2-1	40	Vdst = Vsrc1 > Vsrc2;
VDINTRLV	2-2	40	(Vsrc1, Vsrc2).deinterleave();
VDINTRLV2	2-2	40	(Vsrc1, Vsrc2).deinterleave2();
VEXITNZ		40	-
VINTRLV	2-2	40	(Vsrc1, Vsrc2).interleave();
VINTRLV2	2-2	40	(Vsrc1, Vsrc2).interleave2();
VINTRLV4	2-2	40	(Vsrc1, Vsrc2).interleave4();
VLMBD	3-1	40	Vdst = leading_bit(Vsrc1, Vsrc2);

<sup>(1)</sup> K = 8, 15, 16 are shift amounts supported by multiplier



## **List Of Operations**

Operation	#in-out	#bits	Kernel-C Expression (1)
VMADD	3-1	17/40	Vdst += Vsrc1 × Vsrc2;
VMADD	3-1	17/40	Vdst += (Vsrc1 × Vsrc2).round(K);
VMADD	3-1	17/40	Vdst += (Vsrc1 × Vsrc2).truncate(K);
VMADD	3-1	17/40	Vdst += Vsrc1 × Vsrc2 << 1;
VMAX	2-1	33	Vdst = max(Vsrc1, Vsrc2);
VMAXSETF	2-2	33	(Vsrc2, Vdst2) = maxf(Vsrc1,Vsrc2)
VMIN	2-1	33	Vdst = min(Vsrc1, Vsrc2);
VMINSETF	2-2	33	(Vsrc2, Vdst2) = minf(Vsrc1,Vsrc2)
VMPY	2-1	17/33	Vdst = Vsrc1 × Vsrc2;
VMPY	2-1	17/33	$Vdst = (Vsrc1 \times Vsrc2).round(K);$
VMPY	2-1	17/33	Vdst = (Vsrc1 × Vsrc2).truncate(K);
VMPY	2-1	17/33	Vdst = (Vsrc1 × Vsrc2) << 1;
VMSUB	3-1	17/40	Vdst -= Vsrc1 × Vsrc2;
VMSUB	3-1	17/40	Vdst -= (Vsrc1 × Vsrc2).round(K);
VMSUB	3-1	17/40	Vdst -= (Vsrc1 × Vsrc2).truncate(K);
VMSUB	3-1	17/40	Vdst -= Vsrc1 × Vsrc2 << 1;
VNOP		40	-
VNOT	1-1	40	Vdst = ~Vsrc;
VOR	2-1	40	Vdst = Vsrc1   Vsrc2;
VOR3	3-1	40	Vdst  = Vsrc1   Vsrc2;
VRND	2-1	40/5	Vdst = round(Vsrc1, Vsrc2);
VSAD	3-1	40	Vdst += abs(Vsrc1 - Vsrc2);
VSEL	3-1	40	Vdst = select(Vsrc1, Vsrc2, Vdst);
VSHF	2-1	40/6	Vdst = Vsrc1 << Vsrc2;
VSHF16	1-2	40	(Vdst1, Vdst2) = jus16(Vsrc1)
VSHFOR	3-1	40/6	Vdst  = Vsrc1 << Vsrc2;
VSIGN	2-1	40	Vdst = apply_sign(Vsrc1, Vsrc2);
VSORT2	2-2	33	(Vsrc1, Vsrc2).minmax();
VSUB	2-1	40	Vdst = Vsrc1 - Vsrc2;
VSWAP	3-2	40	(Vsrc1, Vsrc2).swap(Vcond)
VXOR	2-1	40	Vdst = Vsrc1 ^ Vsrc2;



## **List of Load Modes**

Load Mode	Kernel-C Expression	NPT	memory	0 1 2 3 4 5 6 7
Vector Load	Vreg = <pexpr>[Agen].npt();</pexpr>	•	register	0 1 2 3 4 5 6 7
Scalar Load	Vreg = <pexpr>[Agen].onept();</pexpr>	1PT	memory	
Cicrcular-2	Vreg = <pexpr>[Agen].circ2();</pexpr>	CIRC2	register memory	0 0 0 0 0 0 0 0
Down Sample by 2	Vreg = <pexpr>[Agen].ds2();</pexpr>		register	0 1 0 1 0 1 0 1
Up Sample by 2	Vreg = <pexpr>[Agen].us2();</pexpr>	DS2	memory	0 2 4 6 8 A C E
Custom Distribution (compile time)	<pre><pexpr>[Agen].dist(K1,K2,K3,K4,K5,K6,K7,K8);</pexpr></pre>	US2	register memory	0 2 4 6 8 A C E
Custom Distribution (run time)	Vreg = <pexpr>[Agen].dist( <pexpr> );</pexpr></pexpr>		register	0 0 1 1 2 2 3 3
De-Interleave	(Vreg1, Vreg2) = <pexr>[Agen].deinterleave()</pexr>	DINTRV	memory	0 1 2 3 4 5 6 7 8 9 A B C D E F
N-bit load to N-way	Vreg = <pexpr>[Agen].Nbits();</pexpr>		register	0     2     4     6     8     A     C     E       1     3     5     7     9     B     D     F

TEXAS INSTRUMENTS

## **List of Store Modes**

Store Mode	Kernel-C Expression
Vector Store	<pre><pexpr>[Agen].npt() = Vreg;</pexpr></pre>
Scalar Store	<pre><pexpr>[Agen].onept() = Vreg;</pexpr></pre>
Down-Sample by 2.	<pre><pexpr>[Agen].ds2() = Vreg;</pexpr></pre>
Tranpsose (Offset_NP1)	<pre><pexpr>[Agen].offset_np1 = Vreg;</pexpr></pre>
Scatter	<pre><pexpr>[Agen].scatter(Vindex) = Vreg;</pexpr></pre>
Interleaved	<pre><pexpr> [ Agen ] = (Vreg1,Vreg2).interleave();</pexpr></pre>
Collated	<pre><pexpr> [ collate(Vpred) ] = Vsrc;</pexpr></pre>
Skip every other element (B/H only)	<pre><pexpr>[Agen].skip = Vreg</pexpr></pre>

Distribution	vreg[r][0] goes to	vreg[r][1] goes to	 vreg[r][5] goes to	vreg[r][6] goes to	vreg[r][7] goes to
NPT	dptr[0]	dptr[1]	 dptr[5]	dptr[6]	dptr[7]
1PT	dptr[0]	n/a	n/a	n/a	n/a
DS2	dptr[0]	n/a	 n/a	dptr[3]	n/a
INTRLV	dptr[0] = vreg[r][0], dptr[1] = vreg[r+1][0]	dptr[2] = vreg[r][1], dptr[3] = vreg[r+1][1]	 dptr[10] = vreg[r][5], dptr[11] = vreg[r+1][5]	dptr[12] = vreg[r][6], dptr[13] = vreg[r+1][6]	dptr[14] = vreg[r][7], dptr[15] = vreg[r+1][7]
OFFST_NP1	dptr[0]	dptr[9]	 dptr[45]	dptr[54]	dptr[63]
COLLAT	none or *dptr++	none or *dptr++	 none or *dptr++	none or *dptr++	none or *dptr++
DDA	dptr[V0[0]]	dptr[V0[1]]	 dptr[V0[5]]	dptr[V0[6]]	dptr[V0[7]]
SKIP	dptr[0]	dptr[2]	 dptr[10]	dptr[12]	dptr[14]



## **CONCLUSIONS**



### **Conclusions**

- ➤ Example 1: 2D FIR Filter for 8-Bit Data
- ➤ Example 2: 2D FIR Filter for 16-bit Data
- ➤ Intelligent Read/Write Buffer
- ➤ Example 3: Complex Multiply
- ➤ Example 4: Searching for Array Maximum/Index
- ➤ List of VCOP Load and Store, Operation Modes
- Practice by writing a lot of basic examples
- Start off by re-building existing examples

TEXAS INSTRUMENTS