# **Real Number Modeling Guide**

Product Version 22.09 September 2022 © 2023 Cadence Design Systems, Inc. All rights reserved worldwide.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

**Trademarks:** Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522. All other trademarks are the property of their respective holders. Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522. Open SystemC, Open SystemC Initiative, OSCI, SystemC, and Accellera Systems Initiative Inc. are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission. All other trademarks are the property of their respective owners.

**Restricted Permission:** This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement permits Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
- 2. The publication may not be modified in any way.
- 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly outlined in such agreement, Cadence does not make, and expressly disclaims any representations or warranties as to the completeness, accuracy, or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third-party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from the use of such information.

Cadence is committed to using respectful language in our code and communications. We are also active in the removal and/or replacement of inappropriate language from existing content. This product documentation may however contain material that is no longer considered appropriate but still reflects long-standing industry terminology. Such content will be addressed at a time when the related software can be updated without end-user impact.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

#### Real Number Modeling Guide Table of Contents

# **Contents**

1	6
Real Number Modeling in Mixed-Signal Designs	6
Related Topics	6
Why Real Number Modeling	7
Introduction to Real Number Modeling	9
Model Verification	11
Benefits of Using Real Number Modeling	11
A RVM-Based Workflow	15
2	19
Verilog-AMS Real Number Modeling	19
Real Net Declarations	20
Verilog-AMS Wreal Examples	20
Example 1	20
Example 2	21
Example 3	22
Advanced Wreal Modeling Features	23
Wreal Arrays	24
Wreal X and Z State	25
Multiple Driven Wreals	27
Wreal Coercion	30
Wreal Table Models	33
Wreal Connections to VHDL real and SystemVerilog real	36
Wreal Connections to the Electrical Domain	39
Connection to the Digital Domain	45
Working with Disciplines	47
Specifying Disciplines to a Design	48
Defining New Disciplines	48
Specifying Connect Module and Discipline Definitions	49
Local Resolution Functions for Disciplines	54
Real Value Probe Filtering	56
Enabling Real Value Probe Filtering	56
3	58

# Real Number Modeling Guide Table of Contents

SystemVerilog Real Number Modeling	58
Related Topics	58
SystemVerilog Real Variables	58
Example	59
Limitations	59
SystemVerilog User-Defined Nettype	60
Built-In Real Nettypes	61
Built-In Electrical Nettypes	63
Declaring Nettypes	66
Examples of Using Built-In Nettypes	67
Connect Modules for SV-RNM Connections	70
Connect Modules for SystemVerilog User Defined Nettype (SV-UDN) to Electrical Cor	nections
	71
SV-AMS Connect Modules for UDNUDN, UDN-Logic, and UDN-Real Connections	71
SystemVerilog Interconnects	72
Port Connection Rules	73
4	75
Modeling with Wreal	75
Sample Model Library	75
Related Topics	75
Analog Functions Translated to Wreal	75
Wreal Value Sources	76
Integration and Differentiation	77
Value Sampling	79
Slew Limiting	82
Modeling Examples	85
Voltage Controlled Oscillator	85
Low Pass Filter	87
Event-based and Fixed Sampling Time	92
ADC/DAC Example	92
Case Study of Using Wreal Modeling	95
Appendix A: Advanced Digital Verification Methodology	104
Verification Plan and Metric-Driven Verification	105
Metric-Driven Verification and Advanced Testbench	105
Appendix B: Mixed-Signal Simulation	106
- 1 1	

#### **Real Number Modeling Guide**

Table of Contents

7	108
Related Documents	108

1

# Real Number Modeling in Mixed-Signal Designs

Virtually all modern System on Chip (SoC) designs of today are mixed-signal designs. Mixed-signal design is one of the biggest challenges of the modern sub-micron SoC design world. Most systems have to interface their millions of gates, DSPs, memories, and processors to the real world through a display, an antenna, a sensor, or a cable. This means that they have analog and digital content. Until recently, mixed-signal designs could be decomposed into separate analog and digital functions. Today, mixed-signal designs have multiple feedback loops through the analog and digital domains. It is not practical to decompose them into separate functions without losing essential system behavior. This requires an integrated mixed-signal simulation and verification environment.

Cadence introduces a digital-centric mixed-signal verification environment — Digital Mixed-signal (DMS). This new verification environment targets customers using digital centric use models. It refers to, but is not limited to, mixed-signal verification using only digital simulators. In other words, it delivers capabilities to verify the mixed-signal design using digital-centric methodologies.

The Real Number Modeling (RNM) methodology enables you to perform verification of analog or mixed-signal designs using discretely simulated real values. It is a mixed approach, borrowing concepts from analog and digital simulation domain. The values are continuous, floating-point (real) numbers, as in the analog world. However, time is discrete, implying that the real signals change values based on discrete events

This allows simulation using only the digital solver, avoiding the slower analog simulation and enabling intensive verification of mixed-signal design within a short period.

#### **Related Topics**

- Why Real Number Modeling
- Introduction to Real Number Modeling

## Why Real Number Modeling

A typical SoC Verification flow involves top-level simulation of components at various levels of abstraction. The verification engineer needs to integrate modules from the analog and digital design team as well as from third-party IP providers. Each module in itself could be a mixed-signal design that is created using either an analog-centric or a digital-centric use model.

The design descriptions could be schematics, SystemVerilog, and Verilog (or VHDL)-AMS in a single top-level SoC verification. The following figure illustrates this scenario (the dark gray blocks are analog or mixed-signal blocks).




Figure 1.1: Mixed-signal system on chip

At present, functional complexity in terms of modes of operation, extensive digital calibration, and architectural algorithms overwhelms the traditional verification methodologies.

Simulation at this top level is extremely costly (both in terms of time and licensing cost) because a significant amount of the SoC has to be simulated inside the analog engine. Finding a way to reduce the time and expense to verify the SoC, while trading off some accuracy that is not needed at this high level of integration, is extremely important. In fact, the basic models of the analog parts might be sufficient for the verification steps.

The verification problem is hierarchical, as the design is created in a hierarchical fashion. The top-level SoC is the highest level of integration and can be tested using the top-level verification step. Verification steps are much cheaper and easier on smaller blocks because the simulation performance is better and the verification tasks are more limited. Nevertheless, the integration of multiple blocks needs to be verified to ensure that the interfaces work correctly and the blocks work together smoothly.

Generally, the verification goal is split into two parts: fulfilling the specification requirements and verifying that the system works correctly.

The verification tasks require a certain amount of simulation data, data accuracy, and the right simulation context. For example, a detailed analysis of an RF low noise amplifier requires very high simulation accuracy, whereas checking the pin connectivity for the same block has an extremely low sensitivity towards accuracy. On the other hand, the pin connection check requires the block to be simulated in the context of the surrounding circuitry whereas the RF checks might be relatively independent of the integration.

Consequently, a full-chip simulation using the highest level of simulation accuracy would be desirable to fulfill all verification requirements at the same time. However, the limiting factor in this context is simulation performance. Even though the simulation performance of current simulation tools has greatly improved (by using the fast SPICE methods), the increased complexity of designs continues to limit detailed verification by time and simulation performance. On the other hand, very few verification goals require a high level of simulation accuracy within a full-chip simulation context.

The practical way around this problem is a hierarchical verification approach that uses different levels of design abstractions for different verification goals. For the analog circuit part, common levels of abstraction are:

- Extracted transistor netlist including parasitic elements
- Transistor-level SPICE simulation
- Transistor-level fast SPICE simulation
- Analog/conservative behavioral modeling
- Real value modeling
- Pure digital model

The gain in simulation performance and the reduction in accuracy are highly dependent on the application. The target application of real number modeling (RNM) is to bridge the gap between the performance requirements for a full chip simulation and the accuracy limitations of a mixed-signal design. A significant speed-up in simulation performance and reduction in the license cost can be achieved by replacing the analog portions of the SoC with functionally equivalent real number models that do not require the analog engine.


## Introduction to Real Number Modeling

Real Number Modeling (RNM) is a method by which you can perform verification of analog or mixed-signal designs using discretely simulated real values. This allows simulation using only the digital solver, avoiding the slower analog simulation and enabling intensive verification of mixed-signal design within a short period. The Mixed-Signal SoC with wreal Models and Testbench figure illustrates how the analog portions of the design are replaced with functionally equivalent real number models (shown in red).

Most of the system verification in analog, digital, and the mixed-signal domain is based on simulation runs. To meet the verification goals, a certain amount of simulation data and data accuracy are required. For example, a detailed analysis of an RF low noise amplifier requires very high simulation accuracy, but a single RF sinusoid period might be sufficient. On the other hand, a pin connectivity check for a large digital block has an extremely low sensitivity towards accuracy but may require a long transient simulation time to cover all sorts of events and states.

RNM is an interesting add-on to classical mixed-signal verification approaches, such as SystemVerilog, Verilog, and SPICE mixed-signal simulation or pure digital modeling of the analog block in the mixed-signal design. It is not meant to replace other verification tasks including detailed analog performance verification. These tasks are still needed to ensure the correct behavior of the block. RVM complements the methodology with a high simulation performance configuration mainly targeting the functional verification goals. In addition, typical analog simulation problems, such as convergence issues, very small-time steps, and capacity and performance limitations are eliminated while maintaining the fundamental analog, meaning continuous value, and behavior of the circuitry.

Figure 1.1: Mixed-Signal SoC with wreal Models and Testbench



There are four different language standards that support RNM such as:

- wreal ports in Verilog-AMS
- wreal nettypes in SystemVerilog
- wreal in VHDL
- wreal types in e

Real valued models are obviously limited due to the signal flow approach. On the other hand, this modeling limitation is an enabling factor that is able to solve the equations inside the digital kernel. Simple analog primitives, like a resistor, are impossible to model as a real number model. The branch current through the terminals and the voltage across both pins are defined as a fixed ratio, however, there is no signal flow representation for this.

The same limitation applies to an analog RC filter. However, in most cases it is relatively straightforward to convert the analog filter characteristic, using the bilinear transform, into a discrete domain filter. A z-domain filter is easy to implement in real values.

This means a real number model is always an abstraction above and beyond the analog behavioral details. Given the target application described above for functional verification of the analog and digital integration check, this would be a mandatory step anyway.

Detailed analog behavior, such as impedance matching, transistor sizing, continuous-time

feedback, low-level RC coupling effects, sensible nonlinear input/output impedance interactions, noise level, and similar effects need to be verified on the lower analog block level using conservative behavioral models or transistor-level representations.

#### **Model Verification**

Top-level verification based on real number models is only as good as the models themselves. Thus, a model verification step is mandatory for bottom-up models. In most cases, the transistor-level implementation is used as a reference implementation for the real-number models. Simulation setup and test benches are available in the analog block-level flow for these blocks.

To verify the model versus the reference, identical simulations are performed using the reference, and the model and the simulation results are compared. This can be done manually or using Wave Compare in Maestro (Assembler), to set up the simulation runs and result comparison.

# **Benefits of Using Real Number Modeling**

RNM is a mixed approach, borrowing concepts from analog and digital simulation domain. The values are continuous, floating-point (real) numbers, as in the analog world. However, time is discrete, implying that the real signals change values based on discrete events. In this approach, we apply the signal flow concept so that the digital engine can solve the RVM system without support of the analog solver. This ensures high simulation performance in the range of a normal digital simulation and orders of magnitudes higher than the analog simulation speed.

The following lists the simulation performance, accuracy, and modeling effort, for the analog subsystem, common levels of abstraction:

- Extracted transistor netlist including parasitic elements
  - Post layout representation
  - Highest level of accuracy that can be achieved in circuit-level simulation
  - Huge amount of devices
  - Low simulation performance
- Transistor-level representation,
  - SPICE-level simulation
    - Nominal reference for analog simulation
    - Often used as "golden" simulation reference
  - Fast SPICE simulation

- Trade off between accuracy and speed
- Mostly close to SPICE-level simulation accuracy
- Simulation speedup compared to classical SPICE in the range of 20x
- Analog behavioral modeling
  - Conservative behavioral models using voltages and currents
  - Written in Verilog-A, Verilog-AMS, or VHDL-AMS
  - Typical speedup compared to classical SPICE in the range of 5-100x
- Real Nummber modeling
  - Continuous value, discrete time (event-based) models
  - Signal flow models
  - Written in Verilog-AMS, VHDL, SystemVerilog, e
  - Maintaining analog-like behavior
  - Can be solved in digital simulation kernel
  - Simulation performance close to digital speed
  - Compared to classical SPICE approach, a performance improvement of 100000-1000000x can be achieved
- Pure digital model
  - Digital model for analog blocks
  - Written in Verilog, SystemVerilog, and VHDL
  - Analog signal represented as single logic value: very poor representation of analog behavior but potentially sufficient for connectivity type of checks
  - Analog signal represented as logic bus: similar accuracy as RVM, however, no match between digital and analog implementation (bus vs. scalar wire)


The gain in simulation performance and reduction in accuracy are highly dependent on the application. There is no general recommendation on what level of abstraction might be useful. This heavily depends on the verification goals

Additionally, RVM opens up the possibility of connecting with other advanced verification technologies, without the difficulty of interfacing with the analog engine or defining new semantics to deal with the analog values, such as:

- Assertion-based verification
- Metric-driven verification (randomization, coverage, and assertion-based)
- Higher-level verification languages, such as SystemVerilog and e

The following figure shows a general trend in the accuracy/performance tradeoff. The numbers are generic and can vary significantly for different applications.

Figure 1.1: Model Accuracy Versus Performance Gain




Classical SPICE-level simulations are used as golden reference simulation. Fast SPICE engines reach the same accuracy but can also trade-off some accuracy for speed (mainly fast SPICE). Analog behavioral modeling provides a large range of capabilities, reaching from high accuracy to high performance. However, it should be noted that a low-performance, low- accuracy model is a potential risk for inexperienced modelers. In particular, convergence issues caused by over-idealized models might slow down the overall simulation significantly. This may result in a performance decrease rather than the expected simulation speed improvement.

As mentioned earlier, RVM provides high simulation performance but restricts the model accuracy at the same time. Finally, pure digital model can be very inaccurate but might be sufficient for verification tasks including connectivity checks.

The following figure illustrates the general trends in the effort required to set up a simulation or create the model.

Figure 1.2: Model Accuracy Versus Performnace Gain



As SPICE simulations are reference simulations, these are always executed and the effort to run this simulation must always be taken into account. Turbo SPICE and APS setup require only one additional option (+aps); so no additional work is required. Since FastSpice simulations require a detailed control on speed vs. accuracy, on a block-level basis, some amount of setup effort and understanding of the design is required.

Analog behavioral model creation effort can range from hours to days and possibly weeks to become a good behavioral model. RNM is inherently restricted to the signal flow approach and analog convergence is not an issue. Consequently, the modeling effort is significantly lower as compared to analog behavioral models. More importantly, the design engineer does not need to learn a new language to create real number models. Therefore, the ramp-up time to create these models is much lower than creating analog behavioral models. On the other hand, pure digital models – not using RNM – do have significant drawbacks in terms of functionality that limit the use for analog models.

Behavioral models can also be differentiated by the modeling goal. A performance-oriented model needs to precisely capture critical behavior, which is necessary to efficiently explore the design space and make implementation trade-offs. Functional models capture the actual circuit behavior only to the detail needed to verify the correct design functionally. Both types of models are found in top-down and bottom-up modeling. However, the top-level functional verification is far more common in bottom-up modeling where it is used to perform the final design verification prior to tape-out. For example, the functional verification model can be used to study dynamic closed-loop functionality between the RF and digital baseband ICs, whereas a performance-oriented model of an RF block can be used for cascaded measurements, such as IP3 and explore system-level metrics, such as bit error rate and error vector magnitude.


### A RVM-Based Workflow


From a high-level point of view, a mixed-signal flow including real-number modeling could look as follows.

Concept Engineering is developing the system-level view of the chip. Architectural trade-offs are made based on the system-level simulation. This is also the starting point for the baseline specification for the building blocks. For the system-level simulation, top-down models are used (See the Concept Engineering View figure). Using the real number models is an attractive possibility because it enables the connect engineer to use the same simulation environment as the detailed block implementation. Thus, the real number models are used as initial specifications for the block-level implementation and are exchanged seamlessly between the concept and block-level flows.

Besides the specification and interface definitions, a high-level verification plan is developed based on the implemented features and blocks.

Figure 1.1: Concept Engineering View






The digital block-level implementation and verification flows are mainly based on languages, such as VHDL and Verilog. Tests are created in the design language or special verification languages, such as e or SystemVerilog as shown in the following figure.

The verification plan is updated, if needed, based on the implementation details and features of each digital block.


Figure 1.2: Pure Digital Testbench



Over time, the number of blocks and the number of tests grow as shown in the following figure. Due to the high simulation performance, a large set of digital blocks in a complex testbench is mostly uncritical from the simulation point of view.

The pure digital verification results are captured in the Verification metric (coverage).

Figure 1.3: Top-level Digital Testbench



A similar process is followed on the pure analog implementation side as shown in the following figure. However, the implementation and simulation environment are different. Analog users mostly use the Virtuoso Analog Design Environment (ADE) as their working environment. The testbench is a schematic. There are often different test benches and ADE states for a single analog block. For example, for an AC configuration and a transient simulation.


Verification is often based on visual waveform inspection. Given the level of detail and size of the blocks, this is not a limiting factor for the analog designer.

To improve simulation performance for top-level verification, a real value model needs to be created. This model is validated with the same analog testbench used for the transistor model to

ensure whether the functionality matches the transistor-level reference or not as shown in the following figure.

The model validation process is scheduled as a regression run to ensure that the model stays in sync with potential design changes later in the flow.


Figure 1.4: Verifying the wreal Model in the Analog Environment



Both the analog and digital implementation flows are often mixed-signal where the analog part is represented as the transistor-level model or behavioral real model for functional verification as shown in the following figure. The detailed analog/digital performance verification, such as impedance matching, noise/gain levels needs to be verified as completely as possible at this block-level since the simulation performance does allow a very accurate transistor-level simulation.


This is a critical verification step in the overall chip verification task. The top-level verification based on real values is complementary to these low-level verification tasks. They are not replacing them by any means.

Figure 1.5: Mixed-Signal Block-Level Test



As shown in the following figure, for the top-level verification, all analog content is replaced by the real value models. This ensures a high simulation performance that is required for the top-level verification tasks.

Figure 1.6: Top-level wreal Testbench



Once the main functional verification is done at a high level of abstraction, it might be necessary to replace some critical blocks with the transistor-level representation again to ensure that all analog effects are correctly verified.

# Verilog-AMS Real Number Modeling

In traditional Verilog, real values were modeled using 64-bit vectors, which encoded the real value in the IEEE floating-point format.

Verilog is built on a single type – binary. Inside a module, real-valued variables can be used; however, real values cannot be passed directly through ports. Two system tasks, \$realtobits and \$bitstoreal\*, were provided to encode and decode the real values in the 64-bit vectors. However, this use model does not support reconfigurable models under a schematic-based environment. In this environment, you model a real value with a single, scalar entity, which does not map into the traditional Verilog representation of a 64-bit vector real. This also proved difficult in the mixed-language world with VHDL reals not mapping cleanly to the 64-bit vectors used in traditional Verilog. This adds a lot of type conversion effort to the modeling. Moreover, the bit vector representation (for example, 64-bit vector) of the block interconnect is not matching with the physical connection (single wire).

Wreal is a native Verilog-AMS feature, which is more advanced in the area of connect modules and interfacing with the analog design portion. Verilog-AMS wreal language includes all the benefits of a digital signal in Verilog-AMS, which makes it the preferred language for Verilog users. Some of the benefits are:

- Easy interaction with the analog portion of the design.
- A wreal net can be directly connected to the electrical nets by using automatically inserted E2R and R2E connect modules.
- Discipline association: The discipline concept is widely used in Verilog-AMS to check connectivity, customize connect modules, and apply resolution functions.
- Multiple wreal driver support.
- The ability for scope-based wreal driver resolution function specification.
- Identification of high impedance/unknown state(X/Z support) for real values.
- Fully supported in dfll environment, thus bridging analog and digital use models.

### **Real Net Declarations**

Wreal wires are defined as follows in the *Real net declarations* section of the *Verilog-AMS LRM* 2.3.

The wreal or real net data type, represents a real-valued physical connection between structural entities. A wreal net shall not store its value. A wreal net can be used for real-valued nets, which are driven by a single driver, such as a continuous assignment. If no driver is connected to a wreal net, its value shall be zero (0.0). Unlike other digital nets, which have an initial value of 'z', wreal nets shall have an initial value of zero.

Wreal nets can only be connected to compatible interconnect and other wreal or real expressions. They cannot be connected to any other wires, although the connection to explicitly declared 64-bit wires can be done via system tasks \$realtobits and \$bitstoreal. Compatible interconnect are nets of type wire, tri, and wreal where the IEEE std 1364-2005 Verilog HDL net resolution is extended for wreal. When the two nets connected by a port are of net type wreal and wire/tri, the resulting single net is assigned as wreal. Connection to other net types results in an error.

The Verilog-AMS LRM lists the following restrictions on wreal nets:

- Can have at most one driver
- Can only connect to other wreals, wires, or real-valued expressions
- Scalar only and no support for arrays

The wreal functionality is useful for practical designs. Standard mathematical functions, such as sin, cos, abs, log, min, and max are support by real variables in standard verilog. This enables basic modeling capabilities when combining the real calculations with wreal wire connections. However, the limitations introduced by the LRM definitions have a substantial impact on usability. As a result, Cadence extended the wreal support beyond the LRM limitations, enabling a huge variety of applications with the extended wreal features. Details are given in the next chapter.

# **Verilog-AMS Wreal Examples**

In Verilog-AMS, the concept of a truly real-valued net/wire was introduced, called wreal – a real valued wire. These nets represent a real-valued physical connection between structural entities. The examples listed shows how a real-valued net can be used instead of a bit vector used in a traditional Verilog representation.

#### **Example 1**

The following is an example of using the bit vector representation (for example, 64-bit vector) in traditional Verilog.

```
module top();
    wire [63:0] bitvector;
    source I1 (bitvector);
    sink I2 (bitvector);
endmodule
module source(r);
    output r;
    wire [63:0] r;
    real realnumber;
    reg [63:0] bitvector;
    initial begin
      while (realnumber < 10.0) begin
        #1 realnumber = realnumber + 0.1;
        bitvector = $realtobits(realnumber);
      end
      $stop;
    end
    assign r = bitvector;
endmodule // send
module sink(r);
    input r;
    real realnumber;
    wire [63:0] r;
      always @(r) begin
      realnumber = $bitstoreal(r);
      $display(" real value = %f \n", realnumber);
    end
endmodule
```

#### **Example 2**

The following example illustrates the same connection between the blocks <code>source</code> and <code>sink</code> as we saw in the previous one. However, there is no type conversion needed and the connecting wire is a scalar value.

```
`include "disciplines.h"

module top();
   wreal real_wire;
   source I1 (real_wire);
   sink I2 (real_wire);
endmodule
```

```
module source(r);
    output r;
    wreal r;
    real realnumber;
    initial begin
      while (realnumber < 10.0) begin
        #1 realnumber = realnumber + 0.1;
      end
      $stop;
    end
    assign r = realnumber;
endmodule // send
module sink(r);
    input r;
    wreal r;
    always @(r) begin
      $display(" real value = %f \n", r);
    end
endmodule
```

#### **Example 3**

The following example illustrates the use of a real wire type as in input port of a voltage-controlled oscillator (VCO). The real value vin is used in an always block. This is possible due to the event-based nature of a wreal net—calculating the output frequency of the VCO.

```
'include "disciplines.vams"
'timescale 1s/1ps

module top ();
    wreal w_in;
    real r_in;
    vco vco(w_in, clk);
    always begin
        r_in = 1.0;
    #10 r_in = 1.2;
    #10 r_in = 0.2;
    #10 r_in = -0.2;
    #10 r_in = 1.345;
    #10 $finish;
end
assign w_in = r_in;
```

```
endmodule
module vco(vin, clk);
  input vin;
  wreal vin;
  output clk;
  parameter real center_freq=1.0e9; // freq in HZ
  parameter real vco_gain=1.0e9; // freq gain in
  real freq=center_freq;
  real clk_delay= 1.0/(2*center_freq);
  reg clk=1'b0;
  always @(vin)begin
    freq = center_freq + vco_gain*vin;
    clk_delay = 1.0/(2*freq);
  end
  always #clk_delay clk = ~clk;
endmodule
```

#### **Related Topics**

- Verilog-AMS Real Number Modeling
- Advanced Wreal Modeling Features

# **Advanced Wreal Modeling Features**

To provide some benefits to the wreal construct, Cadence has made significant extensions, beyond the Verilog-AMS LRM restrictions. These extensions enable support for:

- Electrical to wreal and wreal to electrical connect modules
- Connecting wreal nets hierarchically to wires and coercing the wires to become wreals
- wreal arrays, similar to busses, that groups multiple real values into a single, indexible entity
- wrealXState and wrealZState
- Resolution function for wreal nets with multiple wreal drivers using the -wreal\_resolution command-line option
- wreal as an independent variable in the \$table\_model function
- Connecting a wreal to a VHDL real signal or SystemVerilog real variable

Automatic "type-casting" to wreal when a wire is hierarchically connected to a wreal,
 SystemVerilog real variable, or VHDL real signal

#### **Related Topics**

- Wreal Arrays
- Wreal X and Z State
- Multiple Driven Wreals
- Wreal Coercion

#### **Wreal Arrays**

You can declare an array of real nets by specifying the upper and lower indexes of the range. And, each index must be a constant expression that evaluates to an integer value. For example:

```
wreal w[3:2]; // Declares w as a wreal array.
```

Similar to buses, a wreal array groups multiple real values into a single, indexible entity. The following example demonstrates the definition of a wreal array:

```
module ams_tb;
  wreal y[3:2];
  sub_design d1(y);
  initial begin
  #10 $display("%f,%f",y[2],y[3]);
  end
endmodule

module sub_design(r);
  output wreal r [1:0];
  assign r[1] = 2.7182818;
  assign r[0] = 3.142818;
endmodule
```

#### **Assigning a Complete Array to Another Array**

Direct assignment of a complete array to another array is currently not supported. Therefore, assignments have to be split on the scalar level as follows:

```
module foo(p,r);
```

```
output wreal r [1:0];
input wreal p [1:0];
// this is currently not supported
// assign r=p;
assign r[0]=p[0];
assign r[1]=p[1];
endmodule
```

#### **Connecting Wire Vectors to Wreal Arrays**

Wreal vectors have no useful meaning to them when considered as a single entity.

```
// wreal [7:0] r;
// What would be the meaning of r as a whole?
```

However, wire vectors can be connected to wreal arrays, as shown in the following example.

```
module ams_tb;
  wreal y[3:2];
  wire [1:0]x; //Internally, the wreal vector is converted into a wreal array of the
same size
  foo f1 (x,y);
  sub_design d1 (x);
  initial begin
    #10 $display("%f,%f",y[2],y[3]);
  end
endmodule
```

#### **Related Topics**

Advanced Wreal Modeling Features

#### Wreal X and Z State

The Cadence implementation of the Verilog-AMS language supports more than one driver on a wreal net and the following states for wreal values:

States	Description	
`wrealZState	High-impedance state equivalent to the hiz discrete logic state	

`wrealXState Unknown state
state in discret
software sets t

Unknown state equivalent to the X state in discrete logic. The software sets the value of a wreal net to this state (wrealxState) if it cannot determine the resolved value of the net.

The concept of an unknown – X and high impedance – Z state used in the 4-state logic is equivalent for the wreal case. `wrealZState and `wrealXState are used to define the related conditions in the wreal context, as shown in the following example.

```
`include "disciplines.vams"
module top();
  wreal s;
  real r;
  foo f1 (s);
  initial begin
    #1 r = 1.234;
    #1 r = `wrealZState;
    #1 r = 3.2;
    #1 r = `wrealXState;
    #1 r = -4.2;
    #1 $stop;
  end
  assign s = r;
endmodule
module foo(a);
  inout a;
  wreal a;
  always @(a) begin
    if(a === `wrealZState)
      $display("--> Z");
    else if(a === `wrealXState)
      $display("--> X");
    else
   $display("%f", a);
  end
endmodule
```

The output result for the above example is shown below:

```
1.234000
```

```
--> Z
3.200000
--> X
-4.200000
```



 \text{\text{\text{\text{\text{\text{wreal}}}}} \text{\tinte\text{\tin}\tint{\tex{ overwrite these constants locally; though it is possible.

It is important to use the === operator in these type of comparisons. An a == 1'bx comparison always returns 'x' due to the fact that Verilog does not assume the comparison between two unknown values to be true. Verilog is pessimistic and interprets 'x' as 0 in the conditional statements. The === operator provides the comparison functionality including x and z states.

The output of the above example using the == instead of the === operator would be:

```
1.234000
`wrealZState
3.200000
`wrealXState
-4.200000
```

In all cases, the simulator would go into the \$display("%f", a); condition.

#### **Related Topics**

• "Real Nets with More than One Driver"in the Cadence @Verilog@ -AMS Language Reference Guide.

#### **Multiple Driven Wreals**

While the resulting values of multiply driven 4-state logic nets are relatively obvious, it is not obvious what the result value on a wreal net should be if one driver provides 2.7 and another -4.87 at the same time. You can use the six built-in resolution functions that Cadence delivers, to instruct the elaborator how to resolve wreal nets that have more than one driver. The built-in resolution function can be specified using the -wreal\_resolution command-line option with xmelab or xrun.

#### **Syntax**

#### The syntax is:

```
-wreal resolution resolutionFunction
```

where, resolutionFunction can be any one of the following six resolution functions are:

- DEFAULT: Single active driver only, support for Z state
- 4STATE: Similar to Verilog 4-State resolution for digital nets
- sum: Resolves to a summation of all the driver values
- Avg: Resolves to the average of all the driver values
- MIN: Resolves to the least value of all the driver values
- MAX: Resolves to the greatest value of all the driver values

The following shows the results of a wreal, which is being driven by two drivers using different resolution functions:

D1	D2	Default	4state	sum	avg	min	max
x	x	x	x	x	×	x	x
x	z	x	x	x	x	x	x
x	1.1	x	x	x	×	x	x
z	z	z	z	z	z	z	z
z	1.1	1.1	1.1	1.1	1.1	1.1	1.1
2.2	1.1	x	x	3.3	1.65	1.1	2.2
1.1	1.1	x	1.1	2.2	1.1	1.1	1.1

#### **Example**

The following example illustrates the use of multiple drivers on a wreal net. The top-level wire real\_wire is driven by the two blocks source1 and source2. A third module is reading and displaying the result value of the net.

```
`include "disciplines.vams"
module top();
  wreal real_wire;
  source1 I1 (real_wire);
  source2 I2 (real_wire);
  sink I3 (real_wire);
endmodule
```

```
module source1(r);
  output r;
  wreal r;
  real realnumber;
  initial begin
    #1 realnumber = `wrealXState;
    #1 realnumber = `wrealXState;
    #1 realnumber = `wrealXState;
    #1 realnumber = `wrealZState;
    #1 realnumber = `wrealZState;
    #1 realnumber = 2.2;
    #1 realnumber = 1.1;
    #1 $stop;
  end
  assign r = realnumber;
endmodule // send
module source2(r);
  output r;
  wreal r;
  real realnumber;
  initial begin
    #1 realnumber = `wrealXState;
    #1 realnumber = `wrealZState;
    #1 realnumber = 1.1;
    #1 realnumber = `wrealZState;
    #1 realnumber = 1.1;
    #1 realnumber = 1.1;
    #1 realnumber = 1.1;
    #1 $stop;
  end
  assign r = realnumber;
endmodule // send
module sink(r);
  input r;
  wreal r;
  always @(r) begin
    $display(" real value = %f", r);
  end
endmodule
```

The output of the simulation depends on the -wreal\_resolution argument to xrun. For example, if

#### the following statement is used for simulation:

```
xrun multi_driver.vams -exit -wreal_resolution sum
```

#### The resulting output is displayed as shown below:

```
real value = `wrealXState
real value = `wrealXState
real value = `wrealXState
real value = `wrealZState
real value = 1.100000
real value = 3.300000
real value = 2.200000
```

In the given example, the wreal drivers and receivers are nicely separated in different modules; however, the resolution function feature works the same way inside a single model. If you display r and real number in one of the source modules in the example, you will notice that the driven real value real number and the received wreal value r are different. The received wreal value represents the end result of the overall resolution process.

The resolution function provides you the ability to model analog behaviors, such as current summing nodes, in a straightforward manner.

(i) The resolution function defined by the -wreal\_resolution command line switch is a global setting that applies to all wreal nets in the design. However, Cadence also supports local resolution functions defined using disciplines.

#### **Related Topics**

Local Resolution Functions.

#### **Wreal Coercion**

During the elaboration phase, the connectivity of a mixed-signal design is computed. This also involves determining and attaching types, such as logic type and electrical type to interconnects (wires). The Verilog-AMS LRM only allows wreal ports and nets to connect to wires. In this case, the wires get resolved to the type wreal. This process is called coercion to wreal (wreal coercion).

When a wire/interconnect is connected to a net of the type wreal, SV real, or VHDL real, it is coerced to wreal as well. Such coercion occurs across multiple hierarchical levels. The coercion process allows a seamless connection of devices without worrying about the interconnects and

their types. This offers tremendous value in terms of model portability across various design configurations. In a different configuration, interconnect might be used to connect electrical ports – this works seamlessly without any change in the source code.

The following example illustrates the wreal coercion function:

```
`include "disciplines.vams"
module top();
  wire w;
  sub1 I1 (w);
  sub2 I2 (w);
endmodule

module sub1(foo);
  output foo;
  source I1 (foo);
endmodule

module sub2(foo);
  input foo;
  sink I3 (foo);
endmodule
```

Some levels of hierarchy and the connection between the blocks are implemented using wires. Note that we have not defined any discipline or type for the wires. This is essential to give the elaborator the flexibility to choose the appropriate wire type. The following example illustrated how to use electrical definitions for the source and sink modules:

```
`include "disciplines.vams"

module source (r);
  output r;
  electrical r;
  analog begin
    V(r) <+ sin($abstime * 1e4);
    $bound_step(1e-5); // limit the step size end

endmodule // send

module sink (r);
  input r;
  electrical r;

analog begin
    $display(" voltage = %f", V(r));
  end</pre>
```

endmodule

The entire wire hierarchy in the three top-level modules becomes electrical due to the connection of the wires to the electrical ports. Using exactly the same top-level hierarchy with different leaf-level blocks results in different wire type and discipline assignment.

```
`include "disciplines.vams"
module source(r);
  output r;
  wreal r;
  real realnumber;
  initial begin
    #1 realnumber = `wrealXState;
    #1 realnumber = `wrealZState;
    #1 realnumber = 2.2;
    #1 realnumber = 1.1;
    #1 $stop;
end
assign r = realnumber;
endmodule // send
module sink (r);
  input r;
  wreal r;
  always @(r) begin
    $display(" real value = %f", r);
  end
endmodule
```

In this case, the top-level wires are coerced to a wreal wire type. Thus, the coercion mechanism enables a straightforward reuse of testbench and sub-level hierarchies even if leaf-level blocks are swapped out by wreal blocks. Explicit definitions of wreal wire type in the upper levels of the hierarchy are not necessary.



A wreal wire that is used in any behavioral context, such as source and sink blocks should be declared explicitly as wreal type. This ensures that the object used in the behavioral code has a well-defined type. The coercion mechanism is used for pure interconnect wires only.

#### Related Topics

Advanced Wreal Modeling Features

#### Wreal Table Models

You can use the Verilog-AMS <code>\$table\_model</code> function known from analog Verilog-A, Verilog-AMS blocks and digital context (such as in an initial or an always block) with wreal independent variables.

The following is an example illustrating how to use the <code>\$table\_model</code> function and the different options to the function.

```
`include "disciplines.vams"
`timescale 1ns / 1ps
module top();
  wreal s, vdd;
  logic out;
  real r;
  vco f1 (out, vdd, s);
  initial begin
    #10 r = 1.234;
    #10 r = 5;
    #10 r = 0.45;
    #10 r = 23;
    #10 r = 4.2;
    #1 $stop;
  assign s = r;
  assign vdd = 1.1;
endmodule
module vco(out, vdd, vctrl);
  output out;
  logic out;
  input vdd, vctrl;
  wreal vdd, vctrl;
           osc = 1'b0;
  real tableFreq, halfper;
  always @(vdd, vctrl) begin
    tableFreq = $table_model(vdd, vctrl,"./vcoFreq.tbl",
    "3CC, 1EL");
    halfper = 1/(2*tableFreq);
  end
  always begin
```

```
#halfper osc = !osc;
end
assign out = osc;
endmodule
```

The example above calculates the VCO output frequency according to the table in the text file <code>vcoFrep.tbl</code>. This file is shown below:

#VDD	VCNTL	Freq/GHz
1	0	9.81
1	0.4	1.05
1	0.8	1.41
1.1	0	9.88
1.1	0.45	1.29
1.1	0.9	1.52
1.2	0	9.95
1.2	0.5	1.37
1.2	1	1.69

Assuming that the VDD=1.1 and VCNTRL=0.45, the output frequency would be 1.29 GHz. For values between the definition points (for example, VCNTRL=0.687), a linear or third-order spline interpolation is used.

Also, you can use the <code>\$table\_model</code> function to model the behavior of a design by interpolating between and extrapolating outside of data points. The syntax of the table model file, as shown in the example below, is identical to the <code>\$table\_model</code> function

The following example uses the control string ""3CC, 1EL"", which specifies a 3rd order spline interpolation of the vdd variable, while the vctrl variable entries in the table are interpolated in a linear method. Input values for vdd below 1.0 or above 1.2 are clamped to 1.0 and 1.2 respectively. Input values below 0.0 for vctrl results in an error, while larger value than 1.0 is extrapolated linearly.

#### where:

- ctrl\_string: Controls the numerical aspects of the interpolation process. It consists of subcontrol strings for each dimension.
- I (ignore): Ignores the corresponding dimension (column) in the data file. You might use this setting to skip over-index numbers. For example, when you associate the I (ignore) value with a dimension, you must not specify a corresponding variable for that dimension.
- **b** (**discrete**): Ignore interpolation for this dimension. If the software cannot find the exact value for the dimension in the corresponding dimension in the data file, it issues an error message and the simulation stops.
- degree\_char: Specifies the degree of the splines used for interpolation. Important values for the degree are 1 and 3. The default value is 1, which results in a linear interpolation between data points. 3 specifies a 3rd order spline interpolation.
- extrap\_char: Controls how the simulator evaluates a point that is outside the region of sample points included in the data file. You can specify the extrapolation method to be used for each end of the sample point region.
  - c (clamp): Uses a horizontal line that passes through the nearest sample point, also called the end point, to extend the model evaluation.
  - L (linear): Models the extrapolation through a tangent line at the end point. This is the
    default method,
  - s (spline): Uses the polynomial for the nearest segment (the segment at the end) to evaluate a point beyond the interpolation area.
  - **E (error)**: Issues a warning when the point to be evaluated is beyond the interpolation area.

When you do not specify an <code>extrap\_char</code> value, the linear extrapolation method is used for both ends. When you specify only one <code>extrap\_char</code> value, the specified extrapolation method is used for both ends. When you specify two <code>extrap\_char</code> values, the first character specifies the extrapolation method for the end with the smaller coordinate value, and the second character specifies the method for the end with the larger coordinate value.

#### **Related Topics:**

 The "Interpolating with Table Models" section in the Cadence Verilog-AMS Language Reference guide

# Wreal Connections to VHDL real and SystemVerilog real

Wreal signals can be connected to other real type variables, signals, and domains, such as VHDL real, SystemVerilog real, or electrical.

The connection between VHDL real and SystemVerilog real numbers is a direct connection because the data type is equivalent. The following example shows how the different languages can interact with each other. The top-level generates a real value that is passed into two sub-modules, one being a VHDL and the other a SystemVerilog module.

```
`include "disciplines.vams "
module vhdl_sv_wreal ();
 wreal real_in;
 wreal
        sv_real_out;
          vhdl_real_out ;
  wreal
 real real_in_reg;
  sv_sub i_sv_sub (real_in, sv_real_out);
 vhdl_sub i_vhdl_sub (real_in, vhdl_real_out);
initial begin
  real_in_reg = 1.0;
  #10 real_in_reg = 5.0;
  #10 real_in_reg = 3.6;
  #10 $finish;
end // initial begin
always @(real in) begin
    $display("%M: real_in = %f", real_in);
always @(vhdl_real_out) begin
  $display("%M: vhdl_real_out = %f", vhdl_real_out);
end
always @(sv_real_out) begin
  $display("%M: sv_real_out = %f", sv_real_out);
```

```
end
assign real_in = real_in_reg;
endmodule
```

In the example, there is no interface code or any type conversion necessary to the connection. The VHDL sub module is written in pure digital VHDL using the real data type for the ports. The incoming real value is printed out to ensure that we are receiving the right value. After a multiplication by 2.0, the value is transferred to a sub module written in Verilog-AMS/wreal. The output value of the wreal sub module is again printed and multiplied before it is passed back to the top-level module.

```
library ieee;
use ieee.std_logic_1164.all;
USE STD.textio.all;
use work.all;
entity vhdl_sub is
  port (
    real_in: in real;
    vhdl_real_out : out real
  );
end;
architecture behavioral of vhdl_sub is
signal real_2 : real;
signal real_4 : real;
component wreal_sub
  port (
    wreal_in: in real;
    wreal_out : out real
  );
end component;
BEGIN
  process(real_in)
    variable 1 : line;
  BEGIN
    write(l, vhdl_sub'path_name);
    write(l, string'(" : real_in = "));
    write(l, real'image(real_in));
    writeline( output, 1 );
  end process;
process(real_4)
```

```
variable 1 : line;
BEGIN

write(l, vhdl_sub'path_name);
write(l, string'(" : real_4 = "));
write(l, real'image(real_4));
writeline( output, 1 );
end process;
i_wreal_sub : wreal_sub
port map (
   wreal_in => real_2,
   wreal_out => real_4
);

real_2 <= real_in * 2.0;
vhdl_real_out <= real_4 * 2.0;
end;</pre>
```

The following example shows the wreal sub-block. It receives the value, prints it, and returns the double value back to the upper-level module.

```
`include "disciplines.vams"

module wreal_sub(wreal_in, wreal_out);
  input wreal_in;
  wreal wreal_in;
  output wreal_out;
  wreal wreal_out;
  real wreal_out_reg;
  always @(wreal_in) begin
    wreal_out_reg = wreal_in * 2.0;
    $display("%M: real_in = %f", wreal_in);
  end
  assign wreal_out = wreal_out_reg;
endmodule // wreal_sub
```

In parallel to the VHDL sub-module, an equivalent SystemVerilog implementation is instantiated. It performs the same operation as described above and instantiates the same sub-level wreal module.

```
module sv_sub (real_in, sv_real_out);
input var real real_in;
output var real sv_real_out;
```

```
var real sv_real_2;
var real sv_real_4;

always @(real_in) begin
    sv_real_2 = real_in * 2.0;
    $display("%M: real_in = %f", real_in);
end

always @(sv_real_4) begin
    $display("%M: sv_real_4 = %f", sv_real_4);
end

wreal_sub i_wreal_sub (sv_real_2, sv_real_4);
assign sv_real_out = sv_real_4 * 2.0;
endmodule // sv_real
```

As expected, the output displays the multiplication of the input value in the two sub-level blocks.

```
xcelium> run
vhdl_sv_wreal:i_vhdl_sub:vhdl_sub : real_4 = 0.0
vhdl_sv_wreal:i_vhdl_sub:vhdl_sub : real_in = 0.0
vhdl_sv_wreal: real_in = 1.000000
vhdl_sv_wreal:i_vhdl_sub:vhdl_sub : real_in = 1.0
vhdl_sv_wreal.i_sv_sub: real_in = 1.000000
vhdl_sv_wreal.i_sv_sub:i_wreal_sub: real_in = 2.000000
vhdl_sv_wreal.i_vhdl_sub:i_wreal_sub: real_in = 2.000000
vhdl_sv_wreal:i_vhdl_sub:vhdl_sub : real_4 = 4.0
vhdl_sv_wreal:i_sv_sub: sv_real_4 = 4.000000
vhdl_sv_wreal: sv_real_out = 8.000000
vhdl_sv_wreal: vhdl_real_out = 8.000000
```

### Wreal Connections to the Electrical Domain

In connections between wreal and electrical, the E2R, R2E\_2, and ER\_bidir connect modules (CM) are inserted automatically, if needed, during the elaboration process.

The current connect modules are shown below. The source file can be found in the Xcelium release in <install\_path>/tools/affirma\_ams/etc/connect\_lib/. The Real to Electrical (R2E) CM implementation is relatively straightforward. The newly introduced X and Z states are taken into account. The input wreal value is assigned to a voltage source with serial resistance. Transition operators help to avoid abrupt changes in the behavior that might convergence issues in the analog solver.

```
// R2E_2.vams - Efficient Verilog-AMS discrete wreal to
// electrical connection module
`include "disciplines.vams"
`timescale 1ns / 1ps
connectmodule R2E_2 (Din, Aout);
 input Din;
 wreal Din;
                                  // input wreal
 \logic Din;
 output Aout;
                              // output electrical
 electrical Aout;
                                 from (-inf:inf); // Voltage of negative supply
 parameter real vss=0
 parameter real vsup=1.8
                                 from (0:inf); // supply voltage based on vss
                                 from (0:vsup]; // voltage delta
 parameter real vdelta=vsup/64
                                 from [0:vsup]; // X output voltage
 parameter real vx=vss
 parameter real tr=10p
                                 from (0:inf);  // risetime of analog output
                                 from (0:inf);  // falltime of analog output
 parameter real tf=tr
 parameter real ttol_t=(tr+tf)/20 from (0:inf); // time tol of transition
                                 from [0:1m); // delay time of analog output
 parameter real tdelay=0
 parameter real rout=200
                                 from (0:inf); // output resistance
 parameter real rx=rout
                                 from (0:inf); // X output resistance
 parameter real rz=10M
                                 from (0:inf); // Z output resistance
 parameter integer currentmode=0 from [-1:1];  // 0:voltage 1:forward -1:backward
                                 from (0:inf);  // current delta
 parameter real idelta=10u
 parameter real ix=0
                                 from [0:inf); // X output current
 parameter real i0=0
                                 from [0:inf); // 0 output current
 parameter integer clamp=0
                                 from [0:1]; // 0: disable, 1: enable clamp
 parameter real dvclamp=vsup/20 from (0:vsup/2); // clamp zoon from supply
 parameter integer idealmode=0 from [0:1];
                                                 // ideal supply mode
 parameter real vdd=vss+vsup;
                                           // internal parameter: vss+vsup
 parameter real vdd10=vdd+vsup*10;
                                           // internal parameter: vdd+vsup*10
 parameter real vss10=vss-vsup*10;
                                           // internal parameter: vss-vsup*10
 parameter integer debug=0
                           from [0:1];
                                                // 1: enable debug features
 parameter real vinlimit=vsup*4/3 from [0:inf); // input signal limit
 real RealN, Rstate;
 real RealA;
                                      //analog value converted from wreal
 real VprevA;
                                      //voltage at previous analog-step
 real Rout;
                                      //impedence converted from wreal driver
 wreal R val;
 reg sie;
//debug feature variabless:
```

```
real (*integer mn_browser_default="1"; integer mn_broswer_description=
     "Number of d2a events of any logic toggling from the digital port"; *)
  num_d2a_events=0;
real (*integer mn_browser_default="1"; integer mn_broswer_description=
     "Number of a2d events of any logic toggling to the digital port"; *)
  num_a2d_events=0;
       (*integer mn_browser_default="1"; integer mn_broswer_description=
     "Flag to 1 once the analog port signal voltage has exceeded vinlimit, vsup*4/3 by
default"; *)
  vin_exceeded_limit = 0;
real num_d2a_x_events=0; // Number of d2a events of logic X
real num_d2a_z_events=0;
                            // Number of d2a events of logic Z
 initial begin
   if (Din === `wrealXState)
     begin RealN = currentmode ? (currentmode*ix) : vx; Rstate = rx; end
   else if (Din === `wrealZState)
     begin RealN = currentmode ? (currentmode*i0) : vss; Rstate = rz; end
   else
     begin RealN = Din; Rstate = rout; end
   sie = $SIE_input(Din, R_val);
 end
 always begin
    if (Din === `wrealXState) begin
        if (debug) begin num d2a events=num d2a events+1;
num_d2a_x_events=num_d2a_x_events+1; end
        RealN = currentmode ? (currentmode*ix) : vx; Rstate = rx; end
   else if (Din === `wrealZState) begin
        if (debug) begin num_d2a_events=num_d2a_events+1;
num_d2a_z_events=num_d2a_z_events+1; end
                                //in voltage mode, Z means float, so Rout is rz
       Rstate = rz;
       if (currentmode) RealN = currentmode*i0; //in current mode, Z means open
circuit, so I=i0
      end
   else begin
     Rstate = rout;
      if ( currentmode && abs(Din-RealN) >= idelta ) begin
            RealN = currentmode*Din; if (debug) num_d2a_events=num_d2a_events+1; end
      else if ( currentmode==0 && abs(Din-RealN) >= vdelta ) begin
            RealN = Din; if (debug) num_d2a_events=num_d2a_events+1; end
   end
    @(Din);
```

```
end
  assign Din = $drs_driver(Din);
  analog initial VprevA = vss;
  analog begin
    RealA = transition(RealN, tdelay, tr, tf, ttol_t);
    Rout = transition(Rstate, tdelay, tr, tf, ttol_t);
    if (currentmode) begin
      if (RealA > 0) begin
        if (clamp) begin
          if (V(Aout) > vdd - dvclamp) begin
            if (VprevA < vdd - dvclamp)</pre>
              $display("Warning: AMS IE %M at %g: wreal Din=%g is causing V(Aout)=%g
being clamped near vdd. Please check for any mismatch between the electrical circuit
and the R2E",
                $abstime, RealN, V(Aout));
            VprevA = V(Aout);
            RealA = RealA * (vdd - V(Aout)) / dvclamp;
          end
        end else begin
          if (V(Aout) > vdd10) begin
            if (VprevA < vdd10 )</pre>
              $display("Warning: AMS IE %M at %q: wreal Din=%q is causing V(Aout)=%q
being 10x vsup above vdd. Please check for any mismatch between the electrical circuit
and the 2E",
                $abstime, RealN, V(Aout));
            VprevA = V(Aout);
          end
        end
      end else begin
        if (clamp) begin
          if ( V(Aout) < vss + dvclamp ) begin
            if ( VprevA > vss + dvclamp )
              $display("Warning: AMS IE %M at %g: wreal Din=%g is causing V(Aout)=%g
being clamped near vss. Please check for any mismatch between the electrical circuit
and the R2E",
               $abstime, RealN, V(Aout));
            VprevA = V(Aout);
            RealA = RealA * (V(Aout) - vss) / dvclamp;
          end
        end else begin
          if ( V(Aout) < vss10 ) begin
```

```
if ( VprevA > vss10 )
              $display("Warning: AMS IE %M at %g: wreal Din=%g is causing V(Aout)=%g
being 10x vsup below vss. Please check for any mismatch between the electrical circuit
and the R2E",
               $abstime, RealN, V(Aout));
            VprevA = V(Aout);
          end
        end
      end
      I(Aout) <+ -RealA + V(Aout)/rz;</pre>
    end else if (idealmode) begin
      V(Aout) <+ RealA;
    end else begin
      I(Aout) <+ (V(Aout) - RealA) / Rout;</pre>
    end
  end
endmodule
```

In contrast to the R2E, the E2R (Electrical to Real) operation is not so obvious because the continuous analog value needs to be translated into an event-based wreal signal. For this purpose, a new system function, absdelta is available, which creates events based on input value changes. The absdelta function generates events for the following times and conditions:

```
(absdelta ( expr, delta [ , time_tol [ , expr_tol ]]):
```

- At time zero
- When the analog solver finds a stable solution during initialization
- When the expr value changes more than delta plus or minus expr\_tol, relative to the previous absdelta event (but not when the current time is within time\_tol of the previous absdelta event)
- When expr changes direction (but not when the amount of the change is less than expr\_tol

In the CM below, the absdelta function issues an event and updates the wreal value whenever V (Ain) changes more than the value vdelta.

```
// E2R.vams - basic Verilog-AMS electrical to discrete wreal connection module
// last revised: 08/01/06, jhou
//
// REVISION HISTORY:
// Created: 08/01/06, jhou
`include "disciplines.vams"
```

```
`timescale 1ns / 100ps
connectmodule E2R (Ain, Dout);
input Ain;
electrical Ain; //input electrical
output Dout;
wreal Dout; //output wreal
\logic Dout; //discrete domain
parameter real vdelta=1.8/64 from (0:inf);
// voltage delta
parameter real vtol=vdelta/4 from (0:vdelta);
// voltage tolerance
parameter real ttol=10p from (0:1m];
// time tolerance
real Dreg;
                //real register for A to D wreal conversion
assign Dout = Dreg;
//discretize V(Ain) triggered by absdelta function
  always @(absdelta(V(Ain), vdelta, ttol, vtol))
 Dreg = V(Ain);
endmodule
```

The proper setting of the CM parameters is critical for correct simulation results. While the supply voltage level mainly influences the electrical to logic connection thresholds, the E2R settings can be totally independent of the supply voltage. For example, if an electrical 5mV bias voltage is passed into a wreal block, a good setting for a vdelta parameter might be 100uV, independent of what the supply voltage is.

Also, consider the default resistance in the R2E CM. If a wreal net is connected to an electrical part that consumes significant current (for example, power net) the 200-Ohm default resistance of the R2E CM might have an unwanted influence on the signal level.

The following example shows a simple connection between <code>electrical</code> and <code>wreal</code>. The E2R connect module is inserted automatically. The connect rule definition at the end of the file defines the parameters for the connect modules.

```
// run with:
// xrun cm.vams cm.scs -clean -amsconnrules e2r_only
// -discipline logic
`include "disciplines.vams"
`timescale 1ns / 1ps

module top();
  wreal real_wire;
  source I1 (real_wire);
```

```
sink I3 (real_wire);
endmodule
module source(r);
  output r;
  electrical r;
  analog begin
    V(r) < + \sin(\$abstime * 1E4);
    $bound_step(1e-5); // limit the step size
  end
endmodule // source
module sink(r);
  input r;
  wreal r;
  always @(r) begin
    $display(" real value = %f", r);
  end
endmodule
connectrules e2r_only;
  connect E2R
    #( .vdelta(0.1), .vtol(0.001), .ttol(1n));
  Endconnectrules
```

And, the analog.scs file contains the following statements:

```
simulator lang=spectre
tran1 tran stop=1ms
```

# **Connection to the Digital Domain**

When there is a connection between the discrete (logic and wreal) and continuous, such as electrical and mechanical domain, the tool automatically inserts connect modules. It also applies to the connection between two discrete domains, such as wreal to logic connection. The connect modules (CM) are called L2R (Logic-to-Real) and R2L (Real-to-Logic), These connect modules are inserted automatically, if needed, during the elaboration process.

The following is an example of a basic logic to real (L2R) connect module:

#### connectmodule L2R(Rout, Lin);

```
input Lin;
output Rout; wreal Rout;
parameter real vsup = 1.8 from (0:inf); // nominal supply voltage
```

```
parameter real vlo = 0;
                                           // logic low vlotage
parameter real vhi = vlo+vsup from (vlo:vlo+vsup); // logic high voltage
real L_conv;
 initial
  begin
             /* set the initial value to Z */
     L_conv = `wrealZState;
   end
 // Determine the value of L and convert to a real value
always
  begin
        case (Lin)
          1'b0:
           L_{conv} = vlo;
          1'b1:
           L_conv = vhi;
          1'bz:
            L_conv = `wrealZState;
          1'bx:
            L_conv = `wrealXState;
          default:
            L conv = `wrealXState;
        endcase // case(L_code)
      @(Lin);
  end
 // drive the converted value back onto the output R pin
assign Rout = L_conv;
endmodule
```

#### The following is an example of the R2L connect module:

```
initial
    begin
               /* set the initial value to Z */
       R conv = 1'bz;
     end
   // Determine the value of R and convert to a logic value
  always
    begin
        if(Rin >= vthi)
                 R_{conv} = 1'b1;
        else if (Rin <= vtlo)
          R conv = 1'b0;
        else if(Rin === `wrealZState)
          R_{conv} = 1'bz;
        else
          R conv = 1'bx;
        @(Rin);
     end
   // drive the converted value back onto the output L pin
  assign Lout = R_conv;
endmodule
```

# **Working with Disciplines**

The concept of disciplines was introduced in the Verilog-AMS language to differentiate different domains within discrete and continuous design parts. For example, disciplines are used to separate different power domains, such as a 3.3 V logic and a 1.8 V logic region. The same applies for the continuous domain. While the systems of equations for electrical and mechanical descriptions are identical for the simulation, the disciplines are used to apply different settings like access functions to both design parts.

Elaborator and simulation functions are influenced by the discipline settings. Also, the connect modules to be used are also controlled by the discipline.

#### **Related Topics**

- Specifying Disciplines to a Design
- Defining New Disciplines
- Specifying Connect Module and Discipline Definitions

#### **Specifying Disciplines to a Design**

Discipline definition can be applied to a design or to the design object by one of the following ways:

- Specify within the design itself in the source file
- Use the -setdiscipline option of xrun/xmelab. For example:

```
-setd "INSTTERM-top.I1.UP- wreal_voltage"
-setd "INSTTERM-top.I1.DN- wreal_voltage"
-setd "INSTTERM-top.I1.Z- wreal current"
```

This provides a powerful mechanism to influence the simulator without changing the underlying design information.

 Specify the disciplines in an ams control file (using the file extension \*.scs) using the realresolve statement. For example:

```
amsd {
  connectmap discipline="wreal_current" realresolve=sum
  connectmap discipline="wreal_voltage" realresolve=avg
}
```

#### **Related Topics**

Defining New Disciplines

#### **Defining New Disciplines**

Discipline names are user-defined strings. The basic disciplines are defined in <install\_dir>/tools/spectre/etc/ahdl/disciplines.vams. This includes the default discipline logic for the discrete part and various continuous disciplines, such as electrical, magnetic, thermal, and translational.

The following is an example of how to define new disciplines. It shows that continuous disciplines need the potential and flow definition, while the discrete discipline is defined only with the keyword discrete.

```
discipline my_electrical
    potential Voltage;
```

```
flow Current;
enddiscipline

discipline my_logic
domain discrete;
enddiscipline
```

There is no standard available for variable names other than the default definitions. The following is a list of useful naming conventions for wreal discipline definition to simplify the IP exchange between different groups:

- wreal\_voltage normal voltage: R2E has default output resistance.
- wreal\_vsup power supply: R2E has zero output resistance.
- wreal\_vmatch matched load: R2E is driven with twice the wreal value through output resistor Rmatch. E2R input resistance is also Rmatch.
- wreal\_current ideal current: R2E is current with impedance. E2R is a fixed-bias voltage plus load resistance. Supply limiters in R2E could prevent that the voltage exceeds gnd or vdd levels.
- wreal\_iloadgnd gnd based current: R2E is resistor from pin to ground, no E2R.
- wreal iloadsup supply based current: R2E is resistor from pin to supply, no E2R.

If different discipline naming had been used, the connect or resolveto command defines identical/compatible disciplines. In the below example, disciplines A, B, and C are defined as compatible. They are all resolved toward discipline A.

```
connectrules cr;
connect A, B, C resolveto A;
endconnectrules
```

#### **Specifying Connect Module and Discipline Definitions**

The following example introduces the concept of connect module insertion being controlled by the discipline definition. A wreal model of a very simple charge pump is used inside an analog testbench. The stimuli are created by pulse voltage sources. The output of the charge pump is connected to a simple RC filter.

The charge pump circuit drives current into the RC filter according to the input voltage levels. However, simulating this design as it would not lead to the expected simulation results. The wreal output signal of the charge pump is +/- 300u. This value is far smaller than the normal accuracy setting for R2E CM, which might be in a range of 1m. Moreover, the normal R2E CM is an electrical voltage source at the output. This does not fit to our requirements here.

```
module top();
  electrical in1, in2, out, gnd;
  ground gnd;
  vsource #(.type("pulse"), .val0(0), .val1(3.3), .period(2n),
      .delay(0), .rise(100p), .fall(100p), .width(1n))
    V1 (in1, gnd);
  vsource #(.type("pulse"), .val0(0), .val1(3.3),
      .period(1.87n), .delay(0.5n), .rise(100p),
      .fall(100p), .width(1n))
    V2 (in2, gnd);
  CP I1 (in1, in2, out);
  capacitor \#(.c(4p)) c1 (out, gnd);
  resistor \#(.r(20k)) r1 (out, gnd);
endmodule
module CP(UP, DN, Z);
  input UP;
                // Increment Input Controls
  input DN;
                 // Decrement Input Controls
               // Single ended output
  output Z;
  wreal UP, DN, Z;
  wreal_current Z;
                       // Disciplines could be hardcoded
  wreal_voltage UP, DN;
                           // or set with the -setd option
  parameter real I_out = 300u; // Output Current
  parameter real thres = 1.5; // threshold value
  real iup, idn, out;
  always @(UP) begin
    if (UP > thres )
  iup = I_out;
    else
  iup = 0.0;
    out = iup - idn;
  end
  always @(DN) begin
    if (DN > thres )
   idn = I_out;
  else
    idn = 0.0;
    out = iup - idn;
  end
    assign Z = out;
```

endmodule

A few things need to be done to set up the test case correctly. First, we need to define a wreal to electrical connect module with a current source output, as shown below. To simplify matters only basic conversion features have been taken into account. However, `wrealx/ZStates are not considered.

The standard E2R CM can be used for the voltage to wreal conversion at the input of the charge pump.

```
connectmodule R2E_current (Din, Aout);
   input Din;
   wreal Din;
                 // input wreal
   \logic Din;
   output Aout;
   electrical Aout; // output electrical
parameter real tr = 10p
                          from (0:inf);
// risetime of analog output
  parameter real tf = tr
                         from (0:inf);
// falltime of analog output
  parameter real ttol_t = (tr+tf)/20 from (0:inf);
// time tol of transition
  // output resistance
  real Iout;
  analog begin
   Iout = transition(Din, 0, tr, tf, ttol_t);
   I(Aout) <+ (V(Aout) / rout) - Iout;</pre>
  end
endmodule
```

As said earlier, discipline settings are used to control the connect module insertion process. For this purpose, we need to specify two new discrete disciplines for the "voltage" and the "current" domain inside our wreal model.

```
discipline wreal_current
  domain discrete;
enddiscipline
discipline wreal_voltage
  domain discrete;
enddiscipline
```

The next step is to associate the connect modules with the appropriate discipline interfaces.

```
connectrules wreal_V_I;
```


```
connect E2R
#( .vdelta(0.1), .vtol(0.001), .ttol(1n))
electrical, wreal_voltage;
connect R2E_current
#( .tr(0.1n), .rout(1M) )
wreal_current, electrical;
endconnectrules
```

The standard E2R/R2E connect module is used to combine the logic and electrical discipline. In this case, we need a connect module between the electrical and the <code>wreal\_voltage</code> discipline. The default settings can be overwritten in the connect rules definition as shown above. The same applies for the R2E connect module. In addition, we use the newly defined R2E\_current connect module instead of the default one.

Note that the defined current connect module is oversimplified to understand basic principles. For real usage, we need to consider more details, such as E2R\_current. The current is generated from the global ground node. Thus, it is not considered in the power nets. The current source is not supply-limited, which means it would create current even if the voltage is above or below the supply range.

Current-based connect modules are sensitive about the placement of the CMs in the design. From the following figure, you can see that the output current of the one/two connect modules would be quite different in the two cases (assuming a wreal resolution function other than sum). To avoid these types of problems, current based CM is recommended for point-to-point connections only or you have to make sure that the resolution function sum is used for the wreal net in question.

Figure 2.1: Current Based Connect Modules




The final step is the definition of the disciplines in the design. This is done as hard-coded assignments, as shown in the two commented lines in the charge pump definitions. The source code modification is often not appropriate. In these cases, the disciplines can be set by – setdiscipline options to xrun/xmelab. These external settings allow discipline definitions without

any source code modifications. There are different scopes available for the <code>setdiscipline</code> option, including library, cell, and instances. For the example shown above, the following command-line <code>run</code> option would be appropriate. All the code examples and the <code>discipline.vams</code> and timescale settings are assumed to be included in the <code>cp.vams</code> file.

```
xrun cp.vams analog.scs -clean -amsconnrules wreal_V_I -setd "INSTTERM-top.I1.UP- wreal_voltage" -
setd "INSTTERM-top.I1.DN- wreal_voltage" -setd "INSTTERM-top.I1.Z- wreal_current"
```

The following figure shows the simulation results for the example. The loading of the capacitor through the charge pump output current is clearly visible.

Figure 2.2: Simulation Results for a E2R Connect Module



#### **Related Topics**

- Defining New Disciplines
- Local Resolution Functions for Disciplines

#### **Local Resolution Functions for Disciplines**

Initially, wreal resolution functions were limited to one global resolution function. This was not appropriate in larger designs where wreals are used to model different types of interconnects (For example, voltage and currents).

As a solution to this, Cadence introduced the concept of defining wreal resolution function for disciplines. This differentiates which resolution function should be used for which net. Disciplines definitions can contain realresolve statements that control the resolution function for the discipline.

The following code example defines a sum resolution function for the wreal\_current discipline.

```
discipline wreal_current
  domain discrete;
  realresolve sum;
enddiscipline
```

The xrun switch +wreal\_res\_info provides information of the resolution function used for net in a design.

If you specify discipline using the <code>-setdiscipline</code> option or in the ams control file, resolution function is applied to a discipline during the elaboration time and gives the same result as when defined in the hardcoded example.

#### **Design Example**

Considering the above definition for the resolution function, the following example illustrates how wreal resolution function is defined separately for individual blocks that work with discipline. Two drivers are stimulating the same net and a receiver displays the resolution values. In this case, there are two instances of all three blocks in the top-level and the resolution function is controlled for both. Discrete disciplines wreal\_current and wreal\_voltage are used for the two wreal wires. The discipline and the related resolution functions are defined first. The wreal\_current discipline is using the sum resolution function assuming that current summing is the appropriate behavior in this case. The voltage-related wreal discipline is using the average function that provides the right output value under the assumption that the driver strengths are equivalent.

```
`include "disciplines.vams"
`timescale 1ns/1ps
discipline wreal_current
   domain discrete;
   realresolve sum;
enddiscipline
```

```
discipline wreal_voltage
   domain discrete;
   realresolve avg;
enddiscipline
module top();
   wreal real_wire1;
   wreal_current real_wire1;
   source1 I11 (real_wire1);
   source2 I21 (real_wire1);
   sink I31 (real_wire1);
   wreal real_wire2;
   wreal_voltage real_wire2;
   source1 I12 (real_wire2);
   source2 I22 (real_wire2);
   sink I32 (real_wire2);
endmodule
module source1(r);
   output r;
   wreal r;
   real realnumber;
   initial begin
     #1 realnumber = `wrealXState;
     #1 realnumber = `wrealXState;
     #1 realnumber = `wrealXState;
     #1 realnumber = `wrealZState;
     #1 realnumber = `wrealZState;
     #1 realnumber = 2.2;
     #1 realnumber = 1.1;
     #1 $stop;
   end
   assign r = realnumber;
endmodule // send
module source2(r);
   output r;
   wreal r;
   real realnumber;
   initial begin
     #1 realnumber = `wrealXState;
     #1 realnumber = `wrealZState;
     #1 realnumber = 1.1;
     #1 realnumber = `wrealZState;
```

```
#1 realnumber = 1.1;
#1 realnumber = 1.1;
#1 stop;
end
assign r = realnumber;
endmodule // send

module sink(r);
input r;
wreal r;
always @(r) begin
$display("%m --> real value @ %f = %f", $abstime/ln, r);
end
endmodule
```

#### **Related Topics**

- Specifying Connect Module and Discipline Definitions
- Defining New Disciplines

# **Real Value Probe Filtering**

#### **Enabling Real Value Probe Filtering**

The AMS Designer simulator allows you to specify a precision (delta value) for real number probes to remove recorded values whose delta is less that the precision specified. This helps reduce the waveform database size for real number model simulations and improve simulation performance; and, still maintain the simulation model accuracy.

You can enable real value filtering for all real value probes using the -shm\_filter\_group cprecision> global option, with xrun or xmsim commands.

When the <code>-shm\_filter\_group</code> option is used, the delta from the previously dumped value is computed. If this delta is at or greater than the precision tolerance, then the value is dumped to the waveform database, otherwise it is skipped. This reduces the waveform database size by not recording values less than the specified precision.

The value for precision can be integer, float or scientific notation. When an integer value is specified it represents the number of points after the decimal place; so, an integer value of 2 would

#### **Real Number Modeling Guide**

represent a delta value of 0.01. When float or scientific notation are used its value is used as the delta value.

⚠ This option does not filter probe values computed by the analog solver (electrical signals).

# SystemVerilog Real Number Modeling

Real-Number Modeling (RNM) using the SystemVerilog language, in a mixed approach borrowing concepts from the digital and analog domains enables high-performance digital-centric, mixed-signal verification. You can use SV-RNM for the creation of accurate, high-speed Digital Mixed-Signal (DMS) models.


SystemVerilog Real Number Modeling uses real number ports defined in IEEE 1800-2012 standard supporting nettypes (built-in, UDT, UDR, and UDNs) and interconnects. Also, Cadence® provides a EE\_pkg package that defines nettype, EEnet to describe analog impedance-based interactions between blocks in a SystemVerilog DMS environment. You can then examine advanced RNM features, SV port connections, and Connect Modules (CM) for AMS interactions.

#### **Related Topics**

- SystemVerilog Real Variables
- SystemVerilog User-Defined Nettype
- SystemVerilog Interconnects

# SystemVerilog Real Variables

In SystemVerilog-2009, there is no concept of real-valued nets. To provide a similar capability as real signals, real data types are can be defined as variables to be driven like nets. That is, real variable port connections can be passed between modules by copying values between variables.



You can drive a real variable with a continuous assign:

```
real r, xr;
assign r = xr;
```

Here, the variable r is updated whenever the value of xr changes.

Since non-collapsed ports are modeled as continuous assigns, a salutary effect of this is the ability to connect variables as a "reader" to port, either:

- Connected to an output port, or
- Declared as an input port

Here, SV real ports must be declared as:

```
input real p,n;
output real out;
```

#### **Example**

The following is an example of a simple amplifier with real variable input/output

```
module realAmp (p, n, out);
 input real p,n;
                              // real variable inputs
                             // real variable outputs
 output real out;
 parameter real Av=50;
                              // gain from input to output [V/V]
 // local variable: nominal output
 real Vnom;
                               // evaluate when any variable changes
 always_comb begin
   Vnom = Av*(p-n);
                               // compute nominal output
         (Vnom>Vhi) out = Vhi; // saturated high
   else if (Vnom<Vlo) out = Vlo; // saturated low</pre>
   else
                   out = Vnom; // normal output
 end
endmodule
```

#### Limitations


However, there are certain limitations with real variables in SystemVerilog and Verilog:

- No support for inout ports. Supports only input and output direction ports
- Real value resolution functions for multiple-driver nets are not supported. It actually forbids multiple drivers for variable ports
- No support for X/Z state

- Limited connectivity to analog models
- No Discipline association

# SystemVerilog User-Defined Nettype

IEEE 1800-2012 also supports real nettype port connections. During elaboration, the net is collapsed to a single location in the system and referenced by all attached modules. Nettype port connections are more efficient and support inout ports, where each module directly connects to the net. It also supports multiple drivers. It also supports `wrealzState and `wrealxState values to define high impedance and invalid drive conditions, respectively.



A user-defined nettype is declared with the keyword <code>nettype</code>, and includes a data type and optionally a resolution function. It can carry one or more values over a single net. A real value can be used to communicate voltage, current and other values between design blocks. You can define a user-defined type (UDT), user-defined nettype (UDN), and user-defined resolution function (UDR).

#### Syntax:

nettype UDT UDN [ with UDR ];

#### Where,

UDT is the datatype

- UDN is the nettype identified
- UDR is the resolution function

UDNs are SystemVerilog structures with a defined resolution function. Nets are used for structural connections and allow for the resolution of multiple drivers. Nets have a single, resolved value based on one or more drivers. Nettypes can only be driven through a continuous assignment, where each assignment represents a driver on the net. A nettype construct can carry one or more values over a single net. A real value can be used to communicate voltage, current, and other quantities between design blocks.

Resolution functions are used to determine the final value of a nettype. The return value of a resolution function is the nettype's datatype. It is called whenever there is a change on one or more drivers to a net. Nettypes that are defined to only have a single driver do not need to be defined with a resolution function. However, a nettype with a resolution function that has only one driver can still call that resolution function when a driver changes. Also, you can use a resolution function with a single-driver nettype. The resolution function can be used to define monitoring functionality and debug operations on the net.

#### **Related Topics**

- SystemVerilog Real Variables
- Built-In Real Nettypes

#### **Built-In Real Nettypes**

Cadence provides a pre-compiled SV Package (cds\_rnm\_pkg) of wreal-like nettypes, available for import. This allows you to reuse and migrate the Verilog-AMS code to SV.

You can enable real number modeling in SystemVerilog by creating a set of built-in nettypes with real (scalar or typedef) data type and built-in resolution functions, equivalent to the wreal resolution functions. The SV built-in resolution functions and their equivalent wreal types are shown in the following table:

#### **Built-In Resolution Functions**

<b>Built-in Resolution Function</b>	Equivalent Wreal Type	Resolved Value
CDS_res_wreal1driver	wreal1driver	Only 1 active driver
CDS_res_wreal4state	wreal4state	1 active driver, unless same value
CDS_res_wrealmin	wrealmin	Least driver
CDS_res_wrealmax	wrealmax	Largest driver
CDS_res_wrealsum	wrealsum	Summed value
CDS_res_wrealavg	wrealavg	Average value

A built-in real SV nettype can be declared using the nettype command as follows:

```
nettype real wrealavg with CDS_res_wrealavg
```

#### Where:

wrealavg is the identifier that you use for nettype and CDS\_res\_wrealavg is a Cadence built-in resolution function.

You can also use another name for an existing built-in nettype, as shown below.

```
nettype real wrealavg with CDS_res_wrealavg; //declare a built-in nettype "wrealavg" nettype wrealavg myWrealAvg; //rename wrealavg to myWrealAvg
```

Once a built-in nettype has been declared, a net of the built-in nettype can be used just like a net of any other user-defined nettype (UDN) as governed by the SV LRM.

```
nettype real wrealavg with CDS_res_wrealavg; //declare a built-in nettype "wrealavg" wrealavg x; //declare a singular net of nettype "wrealavg" wrealavg x [0:3]; // declare a 4-element array of nets of nettype "wrealavg"
```

You can easily port existing wreal models to SV by using the <code>cds\_rnm\_pkg</code> package that defines a set of built-in nettypes that are equivalent to the typed wreal nets. For example, a simple Verilog-AMS wreal module

```
module real_model(x);
input x [0:3];
wrealavg x [0:3];
```

```
child C(x);
endmodule
```

can be ported to use SV nettypes by simply importing the cds\_rnm\_pkg package, as shown below.

```
import cds_rnm_pkg::*;
module real model(x);
   input x [0:3];
   wrealavg x [0:3];
   child C(x);
endmodule
```

The package is included in the Xcelium installation

at \$INSTALL\_ROOT/tools/affirma\_ams/etc/dms/cds\_rnm\_pkq.sv. When the software is installed, the package is compiled into a new INSTALL\_ROOT/tools/affirma\_ams/etc/dms/dmsLib directory. The package is automatically appended to the xrun command line and is available for import in all SV modules that xrun is compiling.



⚠ You do not have to import when you only want to use the CDS res wreal\* resolution. functions.

#### **Related Topics**

- Declaring Nettypes
- Examples of Using Built-In Nettypes

#### **Built-In Electrical Nettypes**

Cadence provides the EE\_pkg package that defines the built-in nettype, EEnet that allows you to establish a SystemVerilog UDN-Electrical ((V, I, R values) connection. You can port existing wreal models to SV.

The EE\_pkg.sv package file contains the definition of EEnet nettype (UDN), EEstruct (UDT), and res EE (UDR).

The user-defined type (UDN, EEnet) handles pins that are structures (UDT EEstruct) of the three fields: V (voltage), I (current), and R (R). This allows lots of options for how the net can be driven such as:

Specify V and R with I=0 for voltage with series resistance

- Specify I and R with V=0 for current with parallel resistance
- Specify V with R=0 for ideal voltage source
- Specify I with R=`wrealZState for ideal current source

EEnet models a combination of a series of voltage sources and resistors and a parallel current source and defines the resolution function ( $res\_EE$ ) to generate a resolved voltage from any useful combination of the inputs. The EEnet nettype is ideally suited for situations where a single node manages interactions between several drivers and loads. Also, in cases where the V/I/R values for sources and loads are directly defined at any given point in time, which results in a direct solution by the EEnet resolution function.

Resolution with the built-in UDR function provides:

- V = resolved node voltage (or `wrealxState if multiple ideal voltage drivers)
- R = effective impedance at node (parallel combination of all connected resistances)
- I = 0 normally (or current through voltage source if driven by ideal voltage src)

#### The package is included in the installation

at \$INSTALL\_ROOT/tools/affirma\_ams/etc/dms/EE\_pkg.sv. When the software is installed, the package is compiled into the \$INSTALL\_ROOT/tools/affirma\_ams/etc/dms/dmsLib directory.

The new EE\_pkg package contains the definition of EEnettype and resolution. It provides the user-defined type EEnet that handles pins that are structures (EEstruct) of three real values {V,I,R} (Voltage, Current, Resistance). EEnet models a combination of a series of voltage sources and resistors and a parallel current source and defines the resolution function to generate a resolved voltage from any useful combination of the inputs.

You can also refer to the examples related to electrical equivalent (EE) controlled elements for use with  $\text{EE\_pkg}$  to model the electrical operations in SV in

the \$INSTALL\_ROOT/tools/affirma\_ams/etc/dms/dmsLib/EE\_pkg\_examples directory. See the Readme.txt file in the EE\_pkg\_examples directory for more information on the examples.


#### **Related Topics**

- Declaring Nettypes
- Examples of Using Built-In Nettypes


#### **EEnet for Network Evaluation**

The following are some of the basic extensions of how the built-in UDN, EEnet can be used for network evaluation:


• EEnet resolution function directly solves linear (V, I, R) interaction at a single node; the result is updated when any driver changes.



Capacitor operation can define the relation between DV and DI over each timestep. The
resulting model is just a voltage source plus resistor updated at each time point, same as the
SPICE trapezoidal integration.



• Interconnection between two nets can be defined by mirroring the effective resistance between nets since the effective resistance at each net is known.



#### **Declaring Nettypes**

SV real and electrical nettypes are declared with the keyword nettype, and include a data type and optionally a resolution function. It can carry one or more values over a single net.

#### **Syntax**

nettype datatype nettype\_identifier with resfuncname;

#### Where:

- datatype is the base type for the net to be defined. It can be built-in real/electrical, user-defined type, or structure of multiple values.
- nettype\_identifier is the identifier for the nettype to be defined.
- resfunction is the optional resolution function to be used. It can be the Cadence built-in resolution function or user-defined functions.

The following is an example of how you can declare a basic SystemVerilog nettype (single-value real) without any resolution function. Nettype can be declared inside or outside the module. This type of declaration can have only a single driver. The real variable or a nettype has a default value of 0 when created. The sdisplay(11=1.1, 12=0) prints immediately, while

the strobe (I1=1.1, I2=1.1) buffers the print statement and prints after all evaluations have been completed at the end of that time point.

```
nettype real realnet; //Nettype declaration
module top;
nettype real realnet;
real I1 = 1.1;
realnet I2;
assign I2 = I1;
initial begin
   $display("display -> I1=%g, I2=%g", I1, I2);
   $strobe("strobe -> I1=%g, I2=%g", I1, I2);
end
endmodule
```

The following example illustrates how to declare a user-defined nettype with a UDR.

```
//Declaring a User Defined Nettype with a UDR
nettype T wTsum with Tsum;
// User Defined Type (UDT), T
```

```
typedef struct {
  real A;
  real B;
  integer N=0;
} T;

// User Defined Resolution Function (UDR), Tsum
function automatic T Tsum (input T dr[]);
  foreach (dr[i]) begin
    Tsum.A += dr[i].A;
    Tsum.B += dr[i].B;
    Tsum.N += dr[i].N;
  end
endfunction
```

#### **Related Topics**

Examples of Using Built-In Nettypes

#### **Examples of Using Built-In Nettypes**

The examples help you understand how to declare a nettype and user-defined resolution function.

#### **Example: EEnet Driver Module**

The following is an example of an EEnet driver module with voltage and resistance driving a node. The driver module is declared as myvRdrvG and the EEnet pin is both driven and measured.

#### **Example: Single-Value Real without Resolution Function**

The following is an example of how you can declare a basic SystemVerilog nettype (single-value real) without any resolution function. Nettype can be declared inside or outside the module. This type of declaration can have only a single driver. The real variable or a nettype has a default value of 0 when created. The sdisplay(II=1.1, I2=0) prints immediately, while the sstrobe(II=1.1, I2=1.1) buffers the print statement and prints after all evaluations have been completed at the end of that time point.

```
nettype real realnet; //Nettype declaration
module top;
nettype real realnet;
real I1 = 1.1;
realnet I2;
assign I2 = I1;
initial begin
   $display("display -> I1=%g, I2=%g", I1, I2);
   $strobe("strobe -> I1=%g, I2=%g", I1, I2);
end
endmodule
```

#### **Example: Scalar Real with Built-In Resolution Function**

The following is an example of scalar real with a built-in resolution function. The real variable/nettype has a default value of 0 when created. The net w is of user-defined nettype realnet declared with real datatype using the built-in resolution function, CDS\_res\_wrealsum.

```
import cds_rnm_pkg::*;
nettype real realnet with CDS_res_wrealsum; //Nettype declaration
module top;
realnet w;
driver1 d1(w);
driver2 d2(w);
receiver r1(w);
endmodule

module receiver(input realnet rec_1);
always @(rec_1)
$display($time , ," outval = %f \n", rec_1);
endmodule
```

```
module driver1(output realnet dr_1);
assign dr_1 = 2.2;
endmodule

module driver2 (output realnet dr_2);
real r;
assign dr_2 = r;
initial begin
#10 r = 1.1;
end
endmodule
```

#### **Example: Typedef Real with Built-In Resolution Function**

The following is an example of typedef real with built-in resolution function. Net w is of UDN, myUDN declared with typedef real datatype having a built-in resolution function of CDS\_res\_wrealsum.

```
import cds_rnm_pkg::*;
typedef real myreal;
                                               //Declaring a UDT
nettype myreal myUDN with CDS_res_wrealsum; //Nettype declaration
module top;
myUDN w; receiver r1(w);
driver1 d1(w); driver2 d2(w);
endmodule
module receiver(input myUDN rec_1);
always @(rec_1)
\phi $\display(\$time , ," outval = \%f \n", rec_1);
endmodule
module driver1(output myUDN dr_1);
assign dr_1 = 2.2;
endmodule
module driver2 (output myUDN dr_2);
real r;
assign dr_2 = r_iinitial begin
#10 r = 1.1;
end
endmodule
```

#### **Example: Built-In Nettypes with X and Z States**

The following is an example of using built-in nettypes with X and Z states. The net, w is a built-in nettype, wrealavg having resolution function of CDS\_res\_wrealavg.

```
import cds_rnm_pkg::*; // Importing the Cadence RNM package
nettype wrealavg realnet; //Renaming wrealavg to realnet
module top;
realnet w; receiver r1(w);
driver1 d1(w); driver2 d2(w);
endmodule
module receiver(input realnet rec_1);
always @(rec 1)
display(time , , "outval = f \n", rec_1);
endmodule
module driver1(output realnet dr_1);
real r1; assign dr_1 = r1;
initial begin
r1 = 2.2;
#2 r1 = `wrealZState ; #2 r1 = 1.5 ;
#3 r1 = `wrealXState ; #1 r1 = 2.1 ;
end
endmodule
module driver2 (output realnet dr_2);
real r2; assign dr_2 = r2;
initial begin
r2 = 3.3;
#1 r2 = `wrealZState ; #3 r2 = 1.3 ;
#2 r2 = `wrealXState ; #2 r2 = 2.1 ;
end
endmodule
```

## Connect Modules for SV-RNM Connections

- Built-In EE Package Connect Modules for SV-UDN to Electrical Connections/Connect Modules for SystemVerilog User Defined Nettype (SV-UDN) to Electrical Connections
- DMS IEs for UDN-UDN, UDN-Logic, and UDN-Real Connections/SV-AMS Connect Modules for UDN-UDN, UDN-Logic, and UDN-Real Connections

#### Connect Modules for SystemVerilog User Defined Nettype (SV-UDN) to Electrical Connections

You can connect a design that has SystemVerilog user-defined nettype (UDN) to electrical net connections by using the built-in or user-defined *UDN to electrical bidirectional* connect modules. This enables a SystemVerilog Real Numbered Model UDN and a Verilog-AMS (or SPICE/Spectre) electrical port connection on a mixed-signal net design.

To set up a SystemVerilog UDN-Electrical connection, you can do the following:

- Use the built-in nettype (EEnet) declared in the EE\_pkg.sv package file to connect electrical ports (Verilog-AMS or SPICE/Spectre). These connections are done by inserting built-in Connect Modules (EEnet\_2\_E.svams, E\_2\_EEnet.svams, EEnet\_to\_E\_bidir.svams). For more information, see Using the Built-In EE Package Connect Modules.
- Create custom user-defined nettype (UDN) with resolution function and custom
  Connect Modules to insert between custom UDN and electrical connections. For more
  information, see Using Custom User-Defined Nettype and Connect Modules.

# SV-AMS Connect Modules for UDNUDN, UDN-Logic, and UDN-Real Connections

You can enable automatic insertion of SV-AMS connect modules for designs where both port connections are discrete nettypes including wire, SV wreal, and UDN such as:

- UDN (User Defined Nettype) to another UDN
- SV real nets (Built-in wreal or real UDNs) to logic nets
- UDN to a logic wire
- UDN to real nets (built-in VAMS/SVwreal nets or real UDNs)

The direction of the connect module is determined by the direction of the port that is declared across which it is inserted (input, output, or inout). Both the highcon and lowcon of the port must be nets, and the port must be collapsible for a connect module to be inserted.

At elaboration time, when the tool detects port connections, where both the upper and lower connected nets have different nettype, it inserts the custom SV-AMS connect modules with the correct parameterization.

To insert custom SV-AMS connect modules, you must specify the <code>-rnm\_dmsie</code> option in the <code>xrun</code> command-line along with the <code>-custom\_udn\_cr</code> option and other required files such as the <code>amscf.scs</code>

file, the SystemVerilog file (.sv), where the SystemVerilog block/structural netlists are defined, and the SystemVerilog-AMS (.svams) file that contains the connect module descriptions.

You can provide only UDN to UDN/Logic/Real connect modules. For DMS SV-RNM designs that do not use <code>ie</code> card and amsd block, and do not have a spectre <code>\*.scs</code> file, you can specify the tool to automatically create <code>ie</code> card with the default <code>vsup=1.8</code> by using the <code>-auto\_config\_svams\_ie</code> option with the <code>-rnm\_dmsie</code> option.

# SystemVerilog Interconnects

SystemVerilog (SV) interconnect nets are specified using the keyword interconnect and can be used only in net\_Ivalue port expressions. These are also called explicit interconnects. In addition, there are interconnect nets, also called implicit interconnects, that are declared as wires but through analysis, the elaborator determines whether they should be treated as interconnect nets. Implicit interconnect nets are not declared using the interconnect keyword. SV supports both types of interconnect nets.

An implicit interconnect is considered an interconnect net, if it meets all of the below criteria:

- The net is declared as wire, tri, wand, triand, wor, or trior
- The net is used only in net\_lvalue port expressions
- The net is either singular or a packed/unpacked array with a single dimension
- The net is used in concatenation expressions as actual or formal of a non-collapsible port association
- The net does not connect to a variable or expression with any of the following data types:
  - string
  - event
  - C Handle
  - unpacked struct that is not supported in the nettype declaration

In general, explicit interconnects can only be connected to nets. However, they can be connected to non-nets under the following conditions:

- If an interconnect connects to both non-nets and nets, the nettype of the interconnect will be the nettype of its net connections
- If all its connections (both net and non-net) do not have assignment-compatible datatype, an

error is generated

- If its net connections do not have an equivalent nettype, an error is generated
- If an interconnect connects only to non-nets:
  - If the datatypes of all the non-net connections are not assignment-compatible, an error is generated
  - If all the non-nets have real datatype, the nettype of the interconnect is the built-in real nettype with the resolution CDS res wreal1driver
  - If all the non-nets have assignment-compatible non-real datatype, the nettype of the interconnect is an implied unresolved nettype with the datatype of the non-nets
  - If the non-nets have non-equivalent datatypes that are assignment-compatible, one of the datatypes is chosen for the implied unresolved nettype

Explicit interconnects are supported in the AMS CPF flow. For explicit interconnects, the following is supported:

- Power domain information on the interconnect net
- Creation of boundary port information on the interconnect net
- Power-smart IE (LPS IE) connections to the interconnect net
- Power state propagation on the mixed-signal boundary

#### **Port Connection Rules**

A singular interconnect can connect to any of the following:

- Singular net of user-defined nettype
- Scalar electrical net
- Singular wreal
- Singular built-in logic net

Connection of a singular interconnect to an array port, or an array port to a singular interconnect is governed by the following rules:

• If an interconnect array is connected to an SV array net of user-defined nettype, both upper and lower port expressions must have the same number of elements. You can use the xmelab/xrun option -nettype\_port\_relax to make the upper and lower port expressions have different number of elements.

#### **Real Number Modeling Guide**

#### SystemVerilog Real Number Modeling--SystemVerilog Interconnects

- If an interconnect array is connected to a wreal array, the upper and lower port expressions may have different numbers of elements.
- If an interconnect array is connected to an electrical bus, the upper and lower port expressions may have different numbers of elements.
- If an interconnect array is connected to a packed built-in logic net array or structure, the upper and lower port expressions may have different numbers of elements.
- If an interconnect array is connected to an unpacked built-in logic net array, both upper and lower port expressions must have the same number of elements.
- An interconnect array cannot be connected to an unpacked built-in logic net structure.
- Power domain voltage check on mixed-signal boundary.

## 4

# **Modeling with Wreal**

Due to the different modeling styles in the electrical domain and in wreal, it is impossible to provide a 1 to 1 mapping between all functions and modeling practices. It is also impossible to provide a "recipe" on how to create models. The best starting point is an example of a model that does something similar to what you need. By modifying and extending the example, you can build up enough experience to create more sophisticated wreal models.

# Sample Model Library

Cadence provides a sample model library of wreal models. The sample library can be found in your Xcelium installation directory in \$xceliumHOME/tools/amsd/wrealSamples/. Cadence provides three versions of the sample library, a pure text-based version for command-line users, a IC5141 dfll version, and a IC61x dfll version. Command-line users can directly instantiate the models. Environment users have to extend their cds.lib file to point to the appropriate library location.

# **Related Topics**

- Analog Functions Translated to Wreal
- Modeling Examples

# **Analog Functions Translated to Wreal**

Some analog operations can be directly implemented in wreal and others need a real translation. The following are a few standard tasks that are needed during wreal modeling:

- Wreal Value Sources
- Integration and Differentiation
- Value Sampling
- Slew Limiting

#### Wreal Value Sources

How can we generate sources with values varying over time? The following example is a source for an analog amplifier that we discuss later on. It creates a differential signal on the output ports  ${\tt P}$  and  ${\tt N}$ .

A real value (vin) is used to assign different values to it after certain delays. Discrete events are created on the real value, for example, at 150 ps the value is changing from 0.108 to 0.15. At 300 ps, a sinusoidal signal is generated. The loop is updated every 20 ps with a new value generated by the sin function. Note that we need to define the sampling time for these types of continuous signals. Wreal is changing at discrete events, thus, a continuous signal needs to be approximated by a given sampling rate. The appropriate sampling rate and the decision on using a fixed or a flexible time step depend on the sampled signal and the accuracy requirements for the following blocks.

The real value is assigned to the wreal outputs P and N is a symmetrical way.

```
`include "constants.vams"
`include "disciplines.vams"
`timescale 1ps/1ps
module wrealAmp_stim (P,N);
output P, N;
wreal P,N;
real Vin;
                          // input voltage
real Freq=600M, Phase=0; // sinusoid params
initial begin // drive input, comment on expected result:
 Vin=0.1;
                    // out=1 for DC op point
  #50 Vin=0.108;
                    // out=1.08 in <20ps
  #100 Vin=0.15;
                   // out=1.5 in 100ps
                    // out sat=3.0 in 300ps
  #150 Vin=0.5;
  #400 Vin=0;
                    // out=0 in 600ps
  #700 Vin=0.2;
                    // out=2.0 after 400ps, but:
  #300 Vin=0.1;
                    // prior to full change, ramp down to out=1
  #300 while ($abstime<6000p) begin
                              // generate ramped sine input
#20 Freq=Freq*1.007;
                              // gradual freq increase
                              // integrate freq to get phase
Phase=Phase+20p*Freq;
if (Phase>1) Phase=Phase-1;
                              // wraparound per cycle
Vin=0.1*(1+sin(`M_TWO_PI*Phase));
                               // sinusoidal waveform shape
end
#200 $finish;
                              // done with test
```

## **Integration and Differentiation**

The following example shows an analog integration and differentiation on a given sinusoid input function.

```
`include "disciplines.vams"
`timescale 1ns/1ns

module top ();
   electrical x, idt_x, ddt_x;

   w_idt I_w_idt (x);
   w_ddt I_w_ddt (x);

   analog begin
      V(x) <+ sin($abstime*1E7);
      V(ddt_x) <+ ddt(V(x));
      V(idt_x) <+ idt(V(x),0);
   end
endmodule // top</pre>
```

The same input waveform is converted into a wreal signal using the E2R connect rules with a 0.1 V accuracy.

```
connectrules e2r_only;
  connect E2R
    #( .vdelta(0.1), .vtol(0.001), .ttol(ln));
endconnectrules
```

The two sub modules implement the integration and differentiation function in the discrete domain. The only information needed in addition to the input signal is the time point of the last event (lasttime) and the value at this time (lastval). The time difference between the last event and the current time determines the integration interval for this particular step. A simple multiplication with the last wreal input increments the integral values. The initial condition for the integral is set to 0.0.

```
module w_idt(w_x);
input w_x;
wreal w_x, w_idt_x;
real r_idt_x = 0;
real lasttime = 1;
```

## Modeling with Wreal--Sample Model Library

```
real lastval = 0;
always begin
  if (lasttime < $abstime) begin
    r_idt_x = r_idt_x + lastval * ($abstime - lasttime);
  end
  lasttime = $abstime;
  lastval = w_x;
  @(w_x);
  end
  assign w_idt_x = r_idt_x;
endmodule</pre>
```

The differentiation operator is implemented very similarly. Dividing value by the time difference gives the derivative of the last step. Note that this is the linear interpolated derivative over the given time period.

```
module w_ddt(w_x);
  input w_x;
  wreal w_x, w_ddt_x;
  real r_ddt_x = 0;
  real lasttime = 1;
  real lastval = 0;
 always begin
    if (lasttime < $abstime) begin
      r_ddt_x = (w_x - lastval) / (\$abstime - lasttime);
    end
    lasttime = $abstime;
    lastval = w_x;
    @ (w_x);
  end
  assign w_ddt_x = r_ddt_x;
endmodule
```

It should be considered that the step size of the wreal events highly influences the derivative calculation. Large steps can lead to inaccurate values. Moreover, the differentiation and integration function will update only when a wreal event occurs. For example, if you were calculating the integral of a constant value you would not get any results because there is only one event on the wreal signal at time point zero. In such cases, you need to sample the input signal appropriately, for example, by the fix rate sampling shown above.

The  $w_i$ dt function implements the integral of the wreal signals sample and hold behavior while the  $w_i$ dt assumes a linear interpolation. It is a matter of which definition concept you follow. Generally, the sample and hold behavior is more digital-like while the linear interpolation is closer

to the analog signal nature. If you want to integrate wreal as linear interpolated signal, a trapezoidal integration of the values would be more appropriate. This would result in:

```
r_idt_x = r_idt_x + 0.5 * (w_x + lastval) * ($abstime - lasttime);
```

The differentiation of the sample and hold interpretation of the signal results in a Dirac pulse, which is not useful for most models.

## **Value Sampling**

Wreal signals are event-based. They can have a fixed sampling rate or the step size from one event to another can vary from step to step. During the conversion from a continuous domain into the discrete wreal domain, events are created based on the amount of value change. Even inside the event-based simulation, it is often necessary to change the sampling rate from one block to another.

The following example shows a triangular step wave input signal that should be sampled at a lower rate. We implemented two different sample modules to show the different behavior.

```
//xrun sampler.vams -gui -access r
`include "constants.vams"
`include "disciplines.vams"
`timescale 1ns / 1ps
module top ( s_out );
   output s_out;
   wreal s_out, s_sample, s_sample_simple;
   real r_out;
   fix_rate_sampler #(.sr(200M)) I_frs (s_out, s_sample);
   fix_rate_sampler_simple #(.sr(200M)) I_frss (s_out, s_sample_simple);
   always begin
     repeat (5) begin
     r out = 0.0;
     #1 r_out = 1.0;
     #1 r_out = 2.0;
     #1 r_out = 3.0;
     #1 r_out = 4.0;
     #1;
     end
     $finish;
   end
   assign s_out = r_out;
endmodule
```

The first module is a very simple sampling module that is triggered at the given sampling rate. At this point in time, it takes the wreal input signal, samples it and holds the value until the next sample time.

A limitation of this simple mechanism is that every event on the real input signal between the sampling times is completely ignored. If you simulate the example, you see that the outcome of the sampler is always 4.0 because it happens to sample the input wave on the 4.0 step. This obviously does not reflect the real behavior very well.

```
module fix_rate_sampler_simple (s_in, s_out );
  input s_in;
  wreal s_in;
  output s_out;
  wreal s_out;
  real r_out, ts;

  parameter sr = 1M; // sampling rate in Hz

  initial begin
    ts= 1.0E+9/sr; // in ns
  end

  always #ts begin
    r_out = s_in;
  end
  assign s_out = r_out;
endmodule
```

The following sampling block is a bit more advanced. It integrates the input signal over the period between the sampling steps. Thus, all events of the real signal are taken into account. The simulation shows that the output values results in 2.0, which is the time average of the input signal. The block also considers wrealxstate and wrealzstate input values. Whenever one of these values occur the output value follows this assignment.

```
module fix_rate_sampler (s_in, s_out);
input s_in;
wreal s_in;
output s_out;
wreal s_out;

parameter sr = 1M; // sampling rate in Hz
// Input signal averageing based on sampling time real T_begin, s_integ;
real T_last, s_last;
real ts;
real avg_out;
```

```
// initialize all values to zero
initial begin
  s_{integ} = 0;
  s_{last} = 0;
  T_begin = 0;
  T last = 0;
  ts= 1.0E+9/sr; // in ns
end
always @(s_in) begin
  if (s_last === `wrealXState)
begin
   s_integ = `wrealXState;
end
  else if ((s_last === `wrealZState)
      && (s_integ !== `wrealXState))
begin
  s_integ = `wrealZState;
end
  else begin // if s_in is a normal value
  // collecting the value*time integral
  s_integ = s_integ + s_last*($abstime-T_last);
end
  T_last=$abstime; // save the time of the current event
  s_last=s_in; // save the value
  end // always @ (s_in)
always #ts begin
  // add the last missing time periode to the integral
  if (s_last === `wrealXState)
begin
   s_integ = `wrealXState;
   avg_out = `wrealXState;
end
  else if ((s_last === `wrealZState) && (s_integ !== `wrealXState))
begin
   s_integ = `wrealZState;
   avg_out = `wrealZState;
end
   else if ((s_integ !== `wrealZState) || (s_integ !== `wrealXState))
begin // if s_in is a normal value
   // collecting the value*time integral
   s_integ = s_integ + s_last*($abstime-T_last);
   avg_out = s_integ/($abstime-T_begin); // calc average
```

#### Modeling with Wreal--Sample Model Library

## **Slew Limiting**

Digital systems mostly react instantaneously on input changes or they might have some delay until the output response is visible. However, analog systems mostly have a limited rise and fall time, which means when a signal changes from 0.0 V to 3.3 V it takes a certain amount of time for this change. During this period, the signal – more or less – linearly rises to the final value. This effect is called slew limit. The maximal rise value per time is called slew rate.

Describing this fundamental analog behavior in the discrete domain is not trivial. A single event causes a series of other events to mimic the linear ramp. We need to control the number of steps that are created for the ramp carefully. Too many events will slow down the simulation unnecessarily while fewer events will be not accurate enough.

The following example is an amplifier that limits the output values and the output slope. The testbench provides a set of different input signals.

```
`include "constants.vams"
`include "disciplines.vams"
`timescale 1ps/1ps
module top();
 wrealAmp stim stim (P,N);
 wrealAmp amp (P,N, OUT);
endmodule // top
module wrealAmp_stim (P,N);
output P, N;
wreal P, N;
real Vin;
                          // input voltage
real Freq=600M, Phase=0; // sinusoid params
                  // drive input, comment on expected result:
initial begin
 Vin=0.1;
                  // out=1 for DC op point
  #50 Vin=0.108;
                  // out=1.08 in <20ps
  #100 Vin=0.15; // out=1.5 in 100ps
```

```
#150 Vin=0.5; // out sat=3.0 in 300ps
  #400 Vin=0;
                   // out=0 in 600ps
  #700 Vin=0.2;
                   // out=2.0 after 400ps, but:
  #300 Vin=0.1;
                    // prior to full change, ramp down to out=1
  #300 while ($abstime<6000p) begin
                    // generate ramped sine input
#20 Freq=Freq*1.007;
                          // gradual freq increase
                           // integrate freq to get phase
Phase=Phase+20p*Freq;
if (Phase>1) Phase=Phase-1; // wraparound per cycle
Vin=0.1*(1+sin(`M_TWO_PI*Phase));
                            // sinusoidal waveform shape
end
#200 $finish:
                           // done with test
end
assign P = Vin/2;
                           // drive symmetric diffl signal to inputs
assign N = -Vin/2;
endmodule
```

The amplifier calculates the nominal output value first based on the input and the given limit values. The second always block is responsible to apply the slew limit to the output. The maximum change in value that can be performed depends on the step size since the last event. If the nominal output value change is smaller than this value (dvlast) the change can be applied directly to the output.


Larger changes are limited to the given maximum change value and new events are being created with the given step size of tstep. The output is stepping up/down until the nominal output value is reached.

```
// Wreal amplifier with added slew limiting of output signal.
// Input does not require equally spaced timepoints.
// The output waveform will add timepoints at the specified
// tstep spacing when needed to simulate slewing behavior.
`include "constants.vams"
`include "disciplines.vams"
`timescale 1ps/1ps
module wrealAmp (P,N,OUT);
  input P,N; output OUT; wreal P,N,OUT;
  parameter real vio=0, gain=10; // input offset voltage (V),
                                 // gain (V/V)
 parameter real voh=3, vol=0; // output voltage range (V)
  parameter real slewrate=5G;
                                // max output slew rate (V/sec)
 parameter real tstep=20p;
                                // timestep for slew ramp (sec)
  real Vnom, Vslew;
                                 // nominal output, and slew
  real dtstep, dvstep;
                                // time & voltage max step size
```

```
real tlast=0, dvlast;
                                 // last timepoint, and
                                 // max dV of last step
                                 // compute nominal output value
 always begin
   Vnom <= min(voh, max(vol, gain*(P-N-vio)));</pre>
                                 // linear gain with hard clip
   @(P,N);
                                 // repeat when input changes
 end
 always begin
                                 // slew limit the output signal
   if ($abstime==0)
     dvlast = voh-vol;
                                 // no step limit at DC
      dvlast = slewrate*min($abstime-tlast, tstep);
                                 // max prev step
   tlast = $abstime;
                                 // save event time
   if (abs(Vnom-Vslew) <= dvlast) begin
                                  // If change within +-dV range:
     Vslew = Vnom; // step to new value
     @(Vnom); // and wait for Vnom to change
   end
   else if (Vnom>Vslew) begin // Perform slew limit, rising:
     Vslew = Vslew+dvlast; // limit max change.
      #(tstep/1p); // and wait for timestep
   end
   else begin // Perform slew limit, falling:
     Vslew = Vslew-dvlast; // limit change per step.
      #(tstep/1p); // and wait for timestep
   end
  end
 assign OUT = Vslew; // drive wreal output value
endmodule
```

The following figure shows the input and output waveform of the slew limited filter. It is shows how the red output signal is not able to follow the input signal. It is ramping up or down linearly with the given slew rate.

## Modeling with Wreal--Modeling Examples



# **Modeling Examples**

Examples of analog models and how these analog models have been converted to pure wreal models to enable mixed-signal connections.

## **Voltage Controlled Oscillator**

Consider the example of a voltage-controlled oscillator (VCO). VCO is a standard analog block that is used for examples in PLLs. It creates an output oscillation with a given frequency. This frequency can be modified to some range by the input voltage of the block.

The following testbench specifies that a real variable  $(r_{in})$  is changed every 10ns from one value to another. The real variable is assigned to the wreal wire (w\_in). This wreal signal is connected to the input port of the VCO block that is instantiated in the testbench.

```
`include "disciplines.vams"
`timescale 1ns / 1ps
module top();
  wreal w_in;
  real r_in;
  vco vco (w_in, clk);
  always begin
    r_{in} = 1.0;
    #10 r_in = 1.2;
    #10 r_in = 0.2;
    #10 r in = -0.2;
    #10 r_in = 1.345;
    #10 $finish;
```


#### Modeling with Wreal--Modeling Examples

```
end
  assign w_in = r_in;
endmodule
```

The VCO block takes the wreal input signal and calculates at each change of the signal (@(vin)) the required output frequency. Remember that the wreal signal is event based. That means that there are discrete events whenever the signal changes and the signal stay constant otherwise.

The calculated output frequency is used to determine the delay time between the clock inversion operations. Please note that the frequency settings depend on the timescale used. In this case, we used a 1ns timescale resulting in a 1 GHz frequency unit.

The following figure shows the simulation result for this example.



This is a simple example where there are no parameters with value range restrictions for the constant definitions, input values of type `wrealxState and `wrealzState are not considered. It is possible to create negative frequency values and thus negative delay times, the clock frequency changes instantaneously with the input voltage change. All these — and probably more — issues and effects need to be considered for a good, robust, and reusable behavioral model. We will address some of these in later examples.

#### Low Pass Filter

The slewing effect is typical time-domain behavior of analog circuits. Other circuits are more dominated by their frequency-domain behavior, similar to filters. Continuous filters, for example, RC, or analog behavioral filters using the <code>idt/ddt</code> functions can be implemented directly in the analog domain. However, an equivalent behavior in the discrete domain is not available. A translation for the continuous filter function into a discrete z domain filter is required. This process is called the bilinear transform. References and theoretical details can be found in various textbooks and white papers.

First, let us see the testbench and the analog filter used. Study the code example below.

```
//xrun lpf.vams -input probe.tcl -access r analog.scs -gui
`include "constants.vams"
`include "disciplines.vams"
`timescale lns/lps

module top ();
  electrical Vin, Vout;
```

```
filter i_ctf (Vin, Vout);
  analog begin
    V(Vin) <+ sin($abstime * `M_TWO_PI * 1E8);</pre>
  end
endmodule
module filter (Vin, Vout);
  input Vin;
  output Vout;
  electrical Vout;
  electrical Vin;
  real r_in;
  real r_in_wreal;
  wreal r_out;
  parameter real Fp = 1e7;
  parameter real Dp = 0.5;
  real Wp;
  initial begin
    Wp = M_TWO_PI*Fp;
  // electrical implementation
  analog begin
    r_{in} = V(Vin);
    if (abs(r_in)<100n) r_in=0;
 // ignore small oscillations
       // second order low pass filter
    V(Vout) <+ idt(Wp*(
       idt(Wp*(r_in-V(Vout)),2*Dp*(r_in),0,1e-6) -
       2*Dp*V(Vout)),
       r_{in}, 0, 1e-6);
  end
  // wreal implementation
  always begin
    r_{in}wreal = V(Vin);
    #1;
  end
  lpf #(.Fp(Fp), .Dp(Dp), .hfs(1G)) i_lpf_1 ( r_in_wreal, r_out );
endmodule // filter
```

A sine wave is transferred into the filter module. The core filter is a second-order low pass filter implemented by two integration functions. The corner frequency (Wp) and the damping factor (Dp) are used to parameterize the filter behavior.

#### Modeling with Wreal--Modeling Examples

The input signal is converted into a wreal signal at a fixed sampling rate. In this example, we know that the input is a sine input signal with a well-defined maximum frequency bandwidth, thus, we do not need to use the complex fix rate sampler block described above. However, for other input signals, a more complex sampling routine might be required to avoid aliasing effects. The input sampling rate for the low pass filter implementation is assumed to be a fixed rate. The rate is provided to the filter as hfs input parameter. In addition, the sampling rate is a critical factor for real live input signals. The sampling rate limits the frequency bandwidth of the sampled data by the Nyquist criteria, thus, the sampling rate of at least twice the maximum frequency of the input signal is required. However, the simulation performance obviously decreases with higher sampling rates. The right sampling rate is a trade-off that needs to be made based on the actual characteristics of the input signal and accuracy requirements.

The bilinear transform takes a two-step approach. It converts the analog differential equation into the s-domain and converts the s-domain data into the discrete z-domain in the second step.

The following is the basic differential equation of the filter function described above:

```
Vout = idt(Wp*(idt(Wp*(Vin-Vout))-2*Dp*Vout))
```

For the transformation into the frequency domain, all differentiations are replaced by multiplication by s while all integrations result in division by s. Note that we are neglecting most of the mathematical terminologies and variables naming conventions here to highlight the general process. Refer to standard literature for details.

The above example leads to the following equation:

```
s^2*Vout = (Wp*((Wp*(Vin-Vout))-2*Dp*s*Vout))

s^2*Vout + Wp^2*Vout + Wp*2*Dp*s*Vout = Wp^2*Vin
```

The linear transfer function H(s) is calculated as the s-domain output divided by the input:

```
H(s) = Vout/Vin = Wp^2 / (+Wp^2 + Wp*2*Dp*s + s^2)
```

In the second step of the transformation, we replace s by  $(g^*(1-z^*-1)/(1+z^*-1))$ . Where g is 2 divided by the sampling rate of the discrete filter.

```
s = (g*(1-z^{-1})/(1+z^{-1}))
H(z) = Wp^2 / (+Wp^2 + Wp*2*Dp*(g*(1-z^{-1})/(1+z^{-1}) + (g*(1-z^{-1})/(1+z^{-1}))^2)
```

This leads to the discrete transfer function as shown above. The only remaining part of the exercise is to transform the equation in such a way that the filter coefficients for the numerator and dominator are obvious. This is not difficult but still an error-prune process, so you need to pay close attention.

```
\begin{split} \text{H(z)} &= \text{Wp^2*(1+z^-1)^2} \ / \ ( \text{Wp^2*(1+z^-1)^2} \\ &+ \text{Wp*2*Dp*g*(1-z^-1)*(1+z^-1))} \ + \ (\text{g*(1-z^-1)^2}) \end{split} \text{H(z)} &= \text{Wp^2} \ + \ 2*\text{Wp^2*(z^-1)} \ + \text{Wp^2*(z^-2)} \ / \\ &  ( \text{Wp^2} \ + \ 2*\text{Wp^2*(z^-1)} \ + \text{Wp^2*(z^-2)} \ + \ \text{Wp*2*Dp*g} \end{split}
```

```
 - Wp*2*Dp*g(z^{-2}) + g^2 - 2*g^2*(z^{-1}) + g^2*(z^{-2}))   H(z) = Wp^2 + 2*Wp^2*(z^{-1}) + Wp^2*(z^{-2}) /   ( (Wp^2 + g^2 + Wp*2*Dp*g) + (2*Wp^2 - 2*g^2)*(z^{-1})   + (Wp^2 - Wp*2*Dp*g + g^2)*(z^{-2}))
```


After this conversion, the discrete filter coefficients are still available, so the filter implementation is very easy as shown in the below example.

```
module lpf(Vin, Vout);
  // H(z) = Wp^2 + 2*Wp^2*(z^{-1}) + Wp^2*(z^{-2}) /
  // ( (Wp^2 + g^2 + Wp*2*Dp*g) + (2*Wp^2 - 2*g^2)*(z^{-1})
  // + (Wp^2 - Wp*2*Dp*g + g^2)*(z^{-2})
  output Vout;
  wreal Vout;
  input Vin;
  wreal Vin;
  parameter real hfs = 1G; // Filter sampling frequency
  parameter real Fp = 10M;
  parameter real Dp = 0.5;
  // LOCAL VARIABLES
  real Ts, q, Wp;
  real num0, num1, num2;
  real den0, den1, den2;
  real yn0, yn1, yn2;
  real xn0, xn1, xn2;
  initial begin
   Wp = M_TWO_PI*Fp;
   yn2 = 0;
   yn1 = 0;
   yn0 = 0;
   xn2 = 0;
    xn1 = 0;
    xn0 = 0;
  // Filter intermediate variables and coefficients calculation
  Ts= 1.0E+9/hfs; // in ns
  q = 2.0*hfs; // 2/Ts in sec
  // numerator
  num0 = (Wp**2);
  num1 = + 2*Wp**2;
  num2 = +Wp**2;
```

#### Modeling with Wreal--Modeling Examples

```
// denominator
  den0 = (Wp**2 + g**2 + Wp*2*Dp*g);
  den1 = (2*Wp**2 - 2*g**2);
 den2 = (Wp**2 - Wp*2*Dp*g + g**2);
 end // always begin
 always @(Vin) begin
   // Signal flow graph intermediate values
   xn2 = xn1;
   xn1 = xn0;
   xn0 = Vin;
   yn2 = yn1;
   yn1 = yn0;
   yn0 = ((num0*xn0) + (num1*xn1) + (num2*xn2)
      - (den1*yn1 + den2*yn2))/den0;
   end
    assign Vout = + yn0;
endmodule
```

The following figure shows the results of the low pass filter examples. The output results of the analog and discrete filter implementation are almost identical.



## **Event-based and Fixed Sampling Time**

In the example given in the Low Pass Filter section, the input signal is first converted into a fixed rate sampled data. The filter block is triggered by these events in the always @(Vin) section. This ensures that the filter block is triggered right after the sampling event and a series of filters would trigger one after another in the sequential order.

However, the sampling frequency is a parameter to the filter block itself that is used to calculate the filter coefficients. A mismatch between the actual sampling rate and the filter parameter setting would result in wrong output results. A measurement of the sampling rate inside the filter replacing the instance parameter might be a useful enhancement to overcome this limitation.

The other task would be to change the always block triggering to a time-based trigger, such as always #Ts begin. This would ensure that the filter input is sampled at the right rate and that it is not driven accidentally by a flexible sampling rate. However, the comments above about choosing the right sampling rate still apply.

Furthermore, if a chain of filters triggers at the same time point then the sequence of execution of these filters is unpredictable. Thus, it might be that the sequence of blocks is executed in the wrong order.

Generally, event-based modeling and modeling with fixed sample times are both adequate measures in real value modeling. However, we need to choose the appropriate technique while considering different cases.

# **ADC/DAC Example**

The following is an example of an ADC and a DAC combination. The testbench is creating a different kind of input stimuli including a ramp and a sinusoidal waveform similar to the value sources discussed earlier. In addition, VDD, VSS, and a CLK value are created.

```
`timescale 1ns/1ps
`define Nbits 12
`include "constants.vams"

`include "disciplines.vams"

module top ();
wreal AIN, AOUT, VDD, VSS;
wire [`Nbits-1:0] DOUT;
wrealADC I_ACD (DOUT, AIN, CK, VDD, VSS);
wrealDAC I_DAC (AOUT, DOUT, CK, VDD, VSS);
real r_ain, r_vdd, r_vss;  // input voltage
real Freq=600K, Phase=0;  // sinusoid params
req clk;
```

#### Modeling with Wreal--Modeling Examples

```
initial begin
 clk = 0;
 r_vdd = 3.3;
 r_vss = 0.0;
  r_ain=0.1;
                        // out=0.1 for DC op point
 repeat (10) #10 r_ain=r_ain+0.348; // increasing ramp
  repeat (10) #10 r_ain=r_ain-0.339;
                                       // falling ramp
  #30 while ($abstime<6000p) begin
                               // generate ramped sine input
  #2 Freq=Freq*1.0007;
                               // gradual freq increase
 Phase=Phase+2n*Freq;
                               // integrate freq to get phase
 if (Phase>1) Phase=Phase-1; // wraparound per cycle
  r_ain=1.8*(1+sin(`M_TWO_PI*Phase));
           // sinusoidal waveform shape
  end
  #200 $finish; // done with test
end
always #2 clk = \simclk;
assign AIN = r_ain;
assign CK = clk;
assign VDD = r_vdd;
assign VSS = r_vss;
endmodule
```

The wreal input signals are passed to an ADC block. The first always block calculates the lower and upper limits for the output values and the input value precision (PerBit) given by the input value swing and the number of output bits. These values are updated, whenever the supply values are changing.


The second always block is triggered on every change of the clock. If the input value does not exceed the lower or upper limits, the value is divided by the PerBit value providing the output value in the integer format. This value is assigned to the output bus after a given delay.

```
PerBit = (VDD-VSS) / ((1<<`Nbits)-1);
VL = VSS;
VH = VDD;
@(VDD,VSS); // update if supply changes
end
always @(CK) begin
  if (AIN<VL) Dval = 'b0;
  else if (AIN>VH) Dval = {`Nbits{1'b1}};
  else Dval = (AIN-VSS)/PerBit;
end
assign #(Td/1n) DOUT = Dval;
endmodule // wrealADC
```

The inverse digital to analog (or wreal in this case) operation is even simpler. The first always block is almost identical and the second just multiplies the output precision value with the input value bus. The resulting value is assigned to the wreal output wire.

```
module wrealDAC (AOUT, DIN, CK, VDD, VSS);
  input [`Nbits-1:0] DIN;
                 CK, VDD, VSS;
  input
  output
                  AOUT;
  wreal AOUT, VDD, VSS;
  parameter real Td=1n;
  real
                 PerBit, Aval;
  always begin
                 // get dV per bit wrt supply
    PerBit = (VDD-VSS) / ((1 << `Nbits) - 1);
    @(VDD, VSS); // update if supply changes
  end
  always @(CK) Aval <= VSS + PerBit*DIN;
  assign \#(Td/1n) AOUT = Aval;
endmodule // wrealDAC
```


The following figure shows the simulation results for the above test case.



# **Case Study of Using Wreal Modeling**


A phase locked loop (PLL) example demonstrates the wreal modeling approach in a more complex scenario. The PLL was designed in the Virtuoso Schematic environment. The following is the top-level schematic.

Figure 4.1: Top-Level Schematic of PLL



Let us now see the functions of all the blocks in the PLL. The upper left block is the reference clock generator, for example, a crystal oscillator. The next block, PHD, is the phase detector that compares the phase of the oscillator with the phase of the signal inside the PLL loop. Depending on which signal is first in terms of phase it creates a signal on one or the other output pin. The next block is the charge pump (CP). A charge pump translates the PHD output signals in a small amount of charge that is pumped into or pulled out of the following low pass filter (LPF). In a perfectly locked PLL, the output of the charge pump would have a constant voltage. If the frequency of the PLL is too small according to the reference, the output voltage is increased a bit. If it is too high, the voltage level is decreased. The LPF block is filtering out high-frequency portions of the signal to stabilize the loop. Finally, the voltage-controlled oscillator (VCO) is generating the output signal. This signal might have a higher frequency, for example, three times higher, as the input reference. To close the loop, the VCO output frequency is divided by this factor, 3 in the example. Now the reference signal and the downscaled output frequency can be compared in the PHD as shown in the above figure.

The two additional blocks on the schematic are a frequency measurement block on the extreme right-hand side and the source of all the power and reference signals at the bottom.



The PLL starts in a divide by 2 modes resulting in a 1.6 GHz output frequency given the 800 MHz reference clock. At about 2.5us the mode switches to a divide by 3, thus, the output frequency stabilizes at 2.4 GHz after some time. Now the supply voltage drops in three steps from 1.2 V down to 1.17 V where the VCO cannot deliver the 2.4 GHz anymore and the PLL goes out of the lock. It recovers after the VCC voltage rose again.

The following example illustrates the supply block.

```
`include "disciplines.vams"
`timescale 100ps / 10ps
module supply ( B0, B1, PDWN, VCC, VCO_enable, VSS, i_bias );
  wreal i_bias[1:0];
  wreal VCC;
  wreal VSS;
  parameter real pvcc = 1.2;
```

```
real v_supply;
 assign i_bias[1] = 50u;
 assign i_bias[0] = 50u;
 assign VCC = v_supply;
 initial begin
   // initial settings
   v_supply = pvcc;
    #25000 // after another 2.5 us reduce v_supply
   v_supply = v_supply - 0.01;
    #25000 // after another 2.5 us reduce v supply
   v_supply = v_supply - 0.01;
    #25000 // after another 2.5 us reduce v_supply
   v_supply = v_supply - 0.01;
    #25000 // after another 2.5 us recover VCC
   v_supply = pvcc;
  end
endmodule
```

Let us now focus on the power supply pin VCC. It is defined as an output of type wreal. Internally, we use a real variable  $v_supply$  to assign the different voltage levels at specific time points – as we would do in pure digital Verilog. We assign the  $v_supply$  real variable to the real-wire VCC. Note the concept of event-based changes of the values at specific time points (discrete-time).

Another important observation is that the wreal values have no unit. While we intuitively think of VCC being a voltage level – which is in reality – but it is not specified explicitly. The wreal port just carries a real value without a unit.

Wreal also supports arrays as shown above. In this case, two bias current values for the charge pump are defined in the supply module. The use of arrays follows the Verilog concept and syntax.


The following example illustrates the use of X and Z states. The concept of an unknown - X and high impedance - Z state that is used in the 4-state logic is useful for wreal signals as well. The meaning of X and Z is equivalent to the wreal case. The charge pump example uses the X value in case the enable signal is low:

```
always @(ENABLE, upReal, dnReal, I_out) begin
  // calculate up or dn current values based
  // on the validity of supply
  // and enable signals
  if (ENABLE===1'b1) begin
   iup = (upReal>0) ? IUPscale*I_out : 2u;
  idn = (dnReal>0) ? IDNscale*I_out : 2u;
```

```
else begin
   iup = `wrealXState;
   idn = `wrealXState;
   end
end
```

The following schematic figure shows the outputs of the charge pump (Zp, Zn) connecting to the single filter input. Diving into the charge pump source code, the result was that both the output values are actively driven:

```
assign ZP = iup;
assign ZN = -idn;
```



In the time point shown above, iup drives the net  $cp_zp$  to a value of 2 u while idn drives the same net to 0.15 m. This results in a conflict since two drivers are driving the net at the same time toward different values.


The concept of wreal resolution functions resolves this limitation. In the simulation, when the  $\_$  wreal\_resolution sum switch is specified to xrun, it resolves the connected net to the sum of both values. In the original design, this  $CP\_ZP$  node was a current summing node connecting the two charge pump outputs. To mimic this behavior in wreal, the above resolution function sum is used.

Another useful enhancement is the <code>\$table\_model</code> function known from analog Verilog-A and Verilog-AMS blocks. The function is now available for real values as well. The table model function enables an easy calibration of a real value behavioral model against measured data provided as a text file. The VCO in this example uses this capability.

The example above calculates the VCO output frequency according to the table in the text file vtuneFreqControl.tbl. The text file contains the following data that is collected during the characterization of the original VCO.

#VDD	VCNTL	Freq
1	0	9.81E+06
1	0.4	1.05E+09
1	0.8	1.41E+09
1.1	0	9.88E+06
1.1	0.45	1.29E+09
1.1	0.9	1.52E+09
1.2	0	9.95E+06
1.2	0.3	1.37E+09
1.2	1	2.69E+09


Similar to the mechanism of automatically inserted connect modules (AICM) between the continuous and discrete domains (electrical/logic) are connect modules available between wreal and electrical. These are called E2R and R2E. They are also inserted automatically if needed during the elaboration process. That ensures an easy replacement of blocks from different types of representations. In this case, we changed the filter into an electrical filter to see results.



You might have noticed that the LPF\_Pout value rises higher than the supply voltage in this case (around 12 us). This is a modeling artifact because we used an ideal charge pump with a wreal signal flow output (not feedback) that creates a current event though the voltage level is above the supply voltage range. In reality, the charge pump current would settle around the supply voltage level.


The IE Report message in the xrun logfile (use the –iereport option).

The proper settings of the CM parameters are critical for correct simulation results, as we can see in the next exercise. If we change the <code>vdelta</code> parameter back to its default value of <code>`Vsup/64:(... # (.vdelta(`Vsup/64) ...)</code> the simulation results look quite different.



Vsub/64 results in about 0.028 V for the given supply of 1.2 V, thus, only changes larger than this value are creating events on the wreal net. Consequently, the first two supply voltage drops of 0.01 are not seen on the top-level VCC net.

Consider another scenario where we change the internal resistance of the R2E\_2 and R2E\_bidir CM back to their default value of 200 Ohm.



The electrical filter is consuming some amount of current from the VCC power supply that is generated from the wreal source. The power net is now connected by a 200 Ohm resistor to the wreal supply. This results in a significant IR drop on the VCC line and consequently in a changing VCC supply level. The simulation results are far from being correct anymore. As you saw in the last few simulations, the parameter settings of the wreal CM are critical and need to be set carefully to achieve good results.

# Appendix A: Advanced Digital Verification Methodology

Digital verification flow includes important intersections with analog, which adds challenges when bringing the two together for mixed-signal verification. A simplified view of the digital verification flow as it applies to implementation is as follows:

- Functional verification through RTL simulation.
- Equivalence checking of RTL and gate-level.
- Static timing analysis throughout the design.

Functional verification is the most critical and costly verification step at a relatively high level of abstraction. Equivalence checking provides the verification against the synthesized gate design and other checks for structural, functional, and electrical integrity. The timing of the final place and route implemented physical design is checked by the static timing analysis step.

Equivalence checking generates mathematical models of the two different circuit representations in order to determine the equivalence. There are some theoretical approaches to apply those techniques to analog design as well, but in general, this step is not related to mixed-signal verification.

Since static timing analysis is only applicable in context with a reference clock, it is not directly useful for analog blocks. However, it is important to consider analog parts when integrating the analog IP into an SoC, since the analog block might be part of a critical path through the design. This situation is solved either by running detailed performance simulations using mixed-signal tools to check the timing or by creating a timing model for the analog blocks and using this model during standard static timing analysis. The method employed here is leveraging the analog design environment setting up an automatic regression suite for each analog architecture and then having the analog environment generate the input data for the timing model.

The challenge of digital functional verification comes down to answering the question of whether or not enough simulations have been run and all corner cases have been covered. Only additional measures, such as code coverage, assertion coverage, and functional coverage provide this information and enable an easy assessment of the current verification status. Finally, reuse and automation are much better supported in modern verification techniques (see below).

#### **Real Number Modeling Guide**

Appendix A: Advanced Digital Verification Methodology--Verification Plan and Metric-Driven Verification

# **Verification Plan and Metric-Driven Verification**

The verification plan is refined, modified, and enhanced during the design and verification process. This is because the design, spec, and experiences are changing during the design phase. Clearly defined verification goals are very helpful for the whole verification process, even if the goals are not formally written down in a verification plan.

Advanced verification techniques have been developed and introduced in today's digital design flows to overcome the limitations and productivity restrictions. The prediction of verification quality is a major improvement in the state of the art verification methods. The main components of these verification techniques are:

- Automated random stimulus generation
- Automated self-checking (assertions and reference models)
- Coverage measurements and tracking
- Adding formal methods into the verification flow

The design under test (DUT) is stimulated with some input data, simulated, and the simulation results are stored. There are two important tasks:

- Generation of input stimuli
- Checking the results against expectations

A third task is a functional coverage to measure which verification goals have been achieved during simulation.

# Metric-Driven Verification and Advanced Testbench

A metric-driven verification flow assembles the factors of digital verification flow. The simulation results are automatically checked and problems are being reported. An automatic stimuli generator creates tests on a random basis within given constraints. Additionally, you may have some tests that are pre-defined and need to be run (directed tests) to reach certain corner cases. The advanced testbench takes care of these different simulation scenarios. The testbench is typically written in e or SystemVerilog; and, also in SystemC, Verilog, or VHDL.

105 Product Version 22.09 September 2022

# **Appendix B: Mixed-Signal Simulation**

Commercial mixed-signal simulation solutions – like the Xcelium simulator with the mixed-signal option and Spectre AMS Designer (AMS Designer) simulator – are available to manage multiple power supply domains, bidirectional interface connections, varieties of analog solving algorithms. Mixed-signal extensions to the standard behavioral languages (Verilog-AMS and VHDL-AMS) provide flexible modeling capabilities. Given that, mixed-signal simulation in itself can be considered as a solved problem.

However, simulation is only the enabling part for the verification process. The verification environments are still separated in an analog-driven flow or a digital-centric methodology as described above. The choice of the right level of design abstraction is especially important when moving to mixed-signal simulation.

Mixed-signal simulation is used mainly by the analog design team. Consequently, the use model is aligned with the analog workflow. AMS Designer is integrated in the ADE use model. It can read design information from the dfll database as well as file-based descriptions.

Significant demand for mixed-signal simulation within the digital use model has been visible over the last couple of years. AMS Designer's command line use model fulfills these requirements. A simulation can be set up and started easily from the command line. This enables a straightforward integration into the digital-centric verification flow as well as all the flexibility needed for the mixed-signal simulation.

The analog content in many design flows is represented only as Verilog-AMS or SPICE-level netlists. The goal was to make the flow as simple as possible, however, compared to a pure digital simulation, some additional information also needs to be provided such as.

- Settings for the analog solver
- Including analog (SPICE) content
- Configure the design parts that should be replaced by analog blocks
- Define the Connect Modules (CM) to connect analog and digital signals
- Define the port mapping information between SPICE and Verilog

Analog verification is based on the idea of simulating the circuit with a given input stimulus and observing the correct output behavior. In most cases, this process is still based on manual waveform inspections because:

- Necessary measurements and calculations on analog waveforms are sometimes hard to formulate in a mathematical way while a manual check is very easy and fast for an experienced designer.
- Waveform inspection is a major part of the analog workflow.

Analog design is not very formalized and still relies heavily on expert knowledge. This implies
that there are a significant amount of implicit assumptions besides the specification that need
to be taken into account.

The following are some guidelines to achieve the best performance (run-time) in AMS simulation:

- Avoid current probes with wildcards and use specific current probes. Alternatively, consider using dynamic check features for current/power analysis and debug, especially for multiple current waveforms for test cases focusing on low-power-mode current consumption, IDDQ, reliability, etc.
- Consider using analog assertions and self-checking mechanisms as much as possible.
- Use the Save and Restart feature in AMS. See Using the Save-and-Restart Feature.
- Use an appropriate envelope as a stimulus instead of the full RF signal for RF TX FE simulation.

Even though a complete replacement of manual waveform inspection in analog design may not be realistic today, it is relatively easy to automate the straightforward checks in the analog working environment. The Virtuoso Analog Design Environment (ADE) is a very common workplace for analog designs. For more information, see the *Virtuoso Analog Design Environment XL User Guide*.

# **Related Documents**

For more information about the AMS Designer simulator and related products, consult the sources listed below.

- MSV Product Homepage
- Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide
- Using SimVision with AMS Simulator
- Cadence Verilog-AMS Language Reference
- Cadence Hierarchy Editor User Guide
- Cadence Library Manager User Guide
- Cadence Verilog-A Language Reference
- Overview of Running the Xcelium Enterprise Simulator
- Component Description Format User Guide
- IEEE Standard VHDL Language Reference Manual (Integrated with VHDL-AMS Changes), IEEE Std 1076.1. Available from IEEE.
- Instance-Based View Switching Application Note
- Verilog-A Debugging Tool User Guide
- Verilog-AMS Language Reference Manual. Available from Open Verilog International.
- Virtuoso AMS Environment User Guide
- Virtuoso Schematic Editor L User Guide
- Spectre Circuit Simulator Reference
- Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide
- Guidelines and Best-Known Methods for Running Analog and Mixed-Signal Simulations