# Digital Mixed-Signal Option to Xcelium Single Core Simulator

Product Version 19.09 September 2019 © 2003–2018 Cadence Design Systems, Inc. All rights reserved.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

**Trademarks**: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522.

**Restricted Permission:** This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
- 2. The publication may not be modified in any way.
- 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

**Patents:** Cadence products described in this document are protected by U.S. Patents 5,095,454, 5,418,931, 5,606,698, 6,487,704, 7,039,887, 7,055,116, 5,838,949, 6,263,301, 6,163,763, 6,301,578.

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

#### Digital Mixed-Signal Option to Xcelium Single Core Simulator

# Digital Mixed-Signal Option to Xcelium Single Core Simulator

The digital mixed-signal option (DMS) to the Xcelium<sup>TM</sup> Single Core Simulator provides a high-performance, digital-centric, mixed-signal verification environment for full-chip verification. Digital-centric refers to designs that are mostly digital, with some small analog part. Using DMS, you can perform mixed-signal verification on your digital-centric full-chip designs, at near-digital speeds, using digital simulators only.

You can use DMS to perform high-volume, digital-centric nightly regression tests.

Today's full-chip SoC simulations require more accuracy than digital Verilog/VHDL alone can offer. Using real-value models, you can model analog portions of your design discretely. You can move your real-value models between the Virtuoso® design environment and the Incisive verification environment. You can use real-value models as the hand-off between analog and digital designers.

While a single behavioral model can capture both performance and functionality, it is important to consider other practical concerns such as model complexity and simulation speed. Adding functionality to a performance-oriented model can cause a simulation speed penalty. Removing functionality can improve simulation performance, but sometimes at the expense of accuracy. Using real-modeling constructs, such as the Verilog<sup>®</sup>-AMS wrealdata type, you can create functional behavioral models with improved simulation performance.

The following links to the Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide and the Cadence® Verilog-AMS Language Reference provide you with details about the Verilog®-AMS language features you can use in your otherwise purely digital designs, depending on whether you have the Xcelium Single Core Simulator with or without the DMS Option (this product is the digital mixed-signal option to the Xcelium Single Core Simulator).

See the following topics for more information:

- Basic Features for Digital Mixed-Signal in Incisive Enterprise Simulator-XL on page 2
- Advanced Features of the Digital Mixed-Signal Option on page 2

#### Digital Mixed-Signal Option to Xcelium Single Core Simulator

## Basic Features for Digital Mixed-Signal in Incisive Enterprise Simulator-XL

The Xcelium Single Core Simulator supports the <u>basic wreal features</u> of the AMS Designer Simulator such that you can use the Verilog-AMS wreal data type in your otherwise purely digital designs.

### **Advanced Features of the Digital Mixed-Signal Option**

The digital mixed-signal option to the Xcelium Single Core Simulator (DMS Option to XLM) lets you use the Verilog-AMS wreal data type and the Verilog-AMS <a href="mailto:stable\_model">stable\_model</a> function in your otherwise purely digital designs.

See the following topics for details:

- Advanced wreal Features of the AMS Designer Simulator
- Interpolating with Table Models

In particular, read about how you can use the \$table\_model function in the digital context (in an initial or an always block).