## in arch/arm/boot/dts/pegmatite-clocks.dtsi

```
1.
                uart0_clk: uart0clk {
 2.
                         compatible = "marvell,pegmatite-clkgen";
 3.
                         #clock-cells = <0>;
 4.
                         reg = \langle 0 \ 0xd0630528 \ 0 \ 0xc \rangle;
 5.
                         prediv-shift = <26>;
 6.
                         clocks = <&ref_clk25mhz>, <&system_pll_gate>, <&ddr_pll_spread>;
 7.
                         clock-source = <0>;
                         max-divide = \langle 4 \rangle;
 9.
                         clock-frequency = <25000000>;
10.
                };
11.
12.
                uart0_clkfd: uart0clkfd {
                         compatible = "marvell,pegmatite-clkfd";
13.
14.
                         #clock-cells = <0>;
15.
                         reg = \langle 0 \ 0xd0630528 \ 0 \ 0xc \rangle;
16.
                         clocks = <&uart0_clk>;
17.
                         clock-frequency = <11059200>;
18.
                };
19.
20.
       uart0_clkgate: uart0clkgate {
21.
                         compatible = "marvell,pegmatite-clkgate";
22.
                         #clock-cells = <0>;
23.
                         reg = <0 0xd0630528 0 0xc>;
24.
                         clocks = <&uart0_clkfd>;
                };
```

## in arch/arm/boot/dts/pegmatite.dtsi

## in arch/arm/boot/dts/mv6220-toc.dts

in pegmatite-clocks.dtsi

```
preaudio_clk: preaudioclk {
 2.
                         compatible = "marvell,pegmatite-clkgen";
 3.
                         #clock-cells = <0>;
 4.
5.
6.
                         reg = \langle 0 \ 0xf9080100 \ 0 \ 0x8 \rangle;
                         prediv-shift = <25>;
                         clocks = <&system pll gate>, <&ref clk25mhz>;
 7.
                         clock-source = <0>;
 8.
                         max-divide = \langle 30 \rangle;
9.
                         clock-frequency = <83333333>;
10.
                };
11.
12.
                audio_clk: audioclk {
13.
                         compatible = "marvell,pegmatite-clkgen";
14.
                         #clock-cells = <0>;
15.
                         reg = \langle 0 \ 0xf9080108 \ 0 \ 0x8 \rangle;
16.
                         clocks = <&preaudio_clk>;
17.
                         max-divide = <60>;
18.
                         clock-frequency = <1536000>;
19.
                };
20.
21.
                audio_clkgate: audioclkgate {
                         compatible = "marvell,pegmatite-clkgate";
22.
23.
                         #clock-cells = <0>;
24.
                         reg = <0 0xf9080108 0 0x8>;
25.
                         clocks = <&audio_clk>;
26.
                };
```

audio-ddac是否只要refer to audio\_clkgate即可?

for example:

```
audio-ddac@f80c0000 {
    COMPATIBLE = "mrvl,audio-ddac";
    reg = <0 0xf80c0000 0 0x10>;
    clocks = <&audio_clkgate>;
    cdmaid = <0x18>;
};
```