

i2c\_pxa\_do\_xfer()是传输msg[num] array的core!

```

1. static int i2c_pxa_do_xfer(struct pxa_i2c *i2c, struct i2c_msg *msg, int num)
2. {
3.     long timeout;
4.     int ret;
5.
6.     /*
7.      * Wait for the bus to become free.
8.      */
9.     ret = i2c_pxa_wait_bus_not_busy(i2c);
10.    if (ret) {
11.        dev_err(&i2c->adap.dev, "i2c_pxa: timeout waiting for bus free\n");
12.        goto out;
13.    }
14.
15.    /*
16.     * Set master mode.
17.     */
18.    ret = i2c_pxa_set_master(i2c);
19.    if (ret) {
20.        dev_err(&i2c->adap.dev, "i2c_pxa_set_master: error %d\n", ret);
21.        goto out;
22.    }
23.
24.    if (i2c->high_mode) {
25.        ret = i2c_pxa_send_mastercode(i2c);
26.        if (ret) {
27.            dev_err(&i2c->adap.dev, "i2c_pxa_send_mastercode timeout\n");
28.            goto out;
29.        }
30.    }
31.
32.    spin_lock_irq(&i2c->lock);
33.
34.    i2c->msg = msg;
35.    i2c->msg_num = num;
36.    i2c->msg_idx = 0;
37.    i2c->msg_ptr = 0;
38.    i2c->irqlogidx = 0;
39.
40.    i2c_pxa_start_message(i2c);           ①
41.
42.    spin_unlock_irq(&i2c->lock);
43.
44.    /*
45.     * The rest of the processing occurs in the interrupt handler.
46.     */
47.    timeout = wait_event_timeout(i2c->wait, i2c->msg_num == 0, HZ * 5);    ②
48.    i2c_pxa_stop_message(i2c);           ③
49.
50.    /*
51.     * We place the return code in i2c->msg_idx.
52.     */
53.    ret = i2c->msg_idx;
54.
55.    if (!timeout && i2c->msg_num) {
56.        i2c_pxa_scream_blue_murder(i2c, "timeout");

```

```

57.         ret = I2C_RETRY;
58.     }
59.
60.     out:
61.         return ret;
62. }

```

①

i2c\_pxa\_start\_message()发送START signal和i2c device address.

```

1.  static inline void i2c_pxa_start_message(struct pxa_i2c *i2c)
2.  {
3.      u32 icr;
4.
5.      /*
6.       * Step 1: target slave address into IDBR
7.       */
8.      writel(i2c_pxa_addr_byte(i2c->msg), _IDBR(i2c));    (A)
9.
10.     /*
11.      * Step 2: initiate the write.
12.      */
13.     icr = readl(_ICR(i2c)) & ~(ICR_STOP | ICR_ALDIE);    (B)
14.     writel(icr | ICR_START | ICR_TB, _ICR(i2c));        (C)
15. }

```

(A)要传输的内容是i2c device address


(B)去掉STOP signal传输

(C)ICR\_START is for sending START signal

ICR\_TB真正启动硬件传输。

这一步就如下图

### Start Condition



Question:

但这里并没有等待i2c device发送来的ACK / NAK signal,这一步在哪儿体现呢？

②

由于启动了中断，所以具体的发送/接收都是在interrupt handler中完成的。这里就是把当前thread放入等待queue，

直到传输完毕的条件满足后再resume。i2c->msg\_num == 0即表示所有i2c\_msg传输完毕。

可以想见在interrupt handler中应该有唤醒等待在wait queue上的thread的动作。

这个动作函数如下：

```

1.  /*
2.   * i2c_pxa_master_complete - complete the message and wake up.
3.   */
4.  static void i2c_pxa_master_complete(struct pxa_i2c *i2c, int ret)
5.  {
6.      i2c->msg_ptr = 0;
7.      i2c->msg = NULL;
8.      i2c->msg_idx ++;
9.      i2c->msg_num = 0;          (A)
10.     if (ret)
11.         i2c->msg_idx = ret;      (B)
12.     if (!i2c->use_pio)
13.         wake_up(&i2c->wait);    (C)
14. }

```

(A)

设置醒来的条件，i2c\_msg传输完了

(B)

把传输结果通过i2c->msg\_idx带回来。如果successful，则就是传输完成的i2c\_msg number；否则就是出错状态

(C)

唤醒等待在wait queue上的thread

③

```

1.  static inline void i2c_pxa_stop_message(struct pxa_i2c *i2c)
2.  {
3.      u32 icr;
4.
5.      /*
6.       * Clear the STOP and ACK flags
7.       */
8.      icr = readl(_ICR(i2c));
9.      icr &= ~(ICR_STOP | ICR_ACKNAK);
10.     writel(icr, _ICR(i2c));
11. }

```

有点奇怪，函数名字叫"stop\_message"，但实际上并不发送STOP signal。

该function只是把i2c control register的ICR\_STOP bit clear。由于并没有设置ICR\_TB，所以并不真正启动hardware transfer。所以该function并没有时序。

那么STOP signal到底在哪儿发送呢？

一种可能是在interrupt handler里面在必要的时候(比如在transfer最后一个message的最后一个byte时)已经发出了STOP signal.

```

1. static irqreturn_t i2c_pxa_handler(int this_irq, void *dev_id)
2. {
3.     struct pxa_i2c *i2c = dev_id;
4.     u32 isr = readl(_ISR(i2c));
5.
6.     if (!(isr & VALID_INT_SOURCE))
7.         return IRQ_NONE;
8.
9.     if (i2c_debug > 2 && 0) {
10.         dev_dbg(&i2c->adap.dev, "%s: ISR=%08x, ICR=%08x, IBMR=%02x\n",
11.             __func__, isr, readl(_ICR(i2c)), readl(_IBMR(i2c)));
12.         decode_ISR(isr);
13.     }
14.
15.     if (i2c->irqlogidx < ARRAY_SIZE(i2c->isrlog))
16.         i2c->isrlog[i2c->irqlogidx++] = isr;
17.
18.     show_state(i2c);
19.
20.     /*
21.      * Always clear all pending IRQs.
22.      */
23.     writel(isr & VALID_INT_SOURCE, _ISR(i2c));
24.
25.     if (isr & ISR_SAD)
26.         i2c_pxa_slave_start(i2c, isr);
27.     if (isr & ISR_SSD)
28.         i2c_pxa_slave_stop(i2c);
29.
30.     if (i2c_pxa_is_slavemode(i2c)) {
31.         if (isr & ISR_ITE)
32.             i2c_pxa_slave_txempty(i2c, isr);
33.         if (isr & ISR_IRF)
34.             i2c_pxa_slave_rxfull(i2c, isr);
35.     } else if (i2c->msg && (!i2c->highmode_enter)) {
36.         if (isr & ISR_ITE)
37.             i2c_pxa_irq_txempty(i2c, isr);
38.         if (isr & ISR_IRF)
39.             i2c_pxa_irq_rxfull(i2c, isr);
40.     } else if ((isr & ISR_ITE) && i2c->highmode_enter) {
41.         i2c->highmode_enter = false;
42.         wake_up(&i2c->wait);
43.     } else {
44.         i2c_pxa_scream_blue_murder(i2c, "spurious irq");
45.     }
46.
47.     return IRQ_HANDLED;
48. }

```

正常情况下就是标红的code在处理。

当一个byte被发送出去(write operation)后，则调用i2c\_pxa\_irq\_txempty()

当接收到一个byte(read operation)后，则调用i2c\_pxa\_irq\_rxfull()

i2c\_msg[] message之间的切换(一个message send / receive 完了以后要切换到下一个message)

也应该是这两个函数中处理的。

---

发送，也就是write operation

```

1. static void i2c_pxa_irq_txempty(struct pxa_i2c *i2c, u32 isr)
2. {
3.     u32 icr = readl(_ICR(i2c)) & ~(ICR_START|ICR_STOP|ICR_ACKNAK|ICR_TB);
4.
5.     again:
6.     /*
7.      * If ISR_ALD is set, we lost arbitration.
8.      */
9.     if (isr & ISR_ALD) {
10.        /*
11.         * Do we need to do anything here? The PXA docs
12.         * are vague about what happens.
13.         */
14.        i2c_pxa_scream_blue_murder(i2c, "ALD set");
15.
16.        /*
17.         * We ignore this error. We seem to see spurious ALDs
18.         * for seemingly no reason. If we handle them as I think
19.         * they should, we end up causing an I2C error, which
20.         * is painful for some systems.
21.         */
22.        return; /* ignore */
23.    }
24.
25.    if (isr & ISR_BED) {
26.        int ret = BUS_ERROR;
27.
28.        /*
29.         * I2C bus error - either the device NAK'd us, or
30.         * something more serious happened. If we were NAK'd
31.         * on the initial address phase, we can retry.
32.         */
33.        if (isr & ISR_ACKNAK) {
34.            if (i2c->msg_ptr == 0 && i2c->msg_idx == 0)
35.                ret = I2C_RETRY;
36.            else
37.                ret = XFER_NAKED;
38.        }
39.        i2c_pxa_master_complete(i2c, ret);
40.    } else if (isr & ISR_RWM) { (A)
41.        /*
42.         * Read mode. We have just sent the address byte, and
43.         * now we must initiate the transfer.
44.         */
45.        if (i2c->msg_ptr == i2c->msg->len - 1 &&
46.            i2c->msg_idx == i2c->msg_num - 1)
47.            icr |= ICR_STOP | ICR_ACKNAK;
48.
49.        icr |= ICR_ALDIE | ICR_TB;
50.    } else if (i2c->msg_ptr < i2c->msg->len) { (B)
51.        /*
52.         * Write mode. Write the next data byte.
53.         */
54.        writel(i2c->msg->buf[i2c->msg_ptr++], _IDBR(i2c));
55.
56.        icr |= ICR_ALDIE | ICR_TB;

```

```

57.
58.      /*
59.       * If this is the last byte of the last message, send
60.       * a STOP.
61.       */
62.      if (i2c->msg_ptr == i2c->msg->len &&
63.          i2c->msg_idx == i2c->msg_num - 1)
64.          icr |= ICR_STOP;
65.  } else if (i2c->msg_idx < i2c->msg_num - 1) {      (C)
66.      /*
67.       * Next segment of the message.
68.       */
69.      i2c->msg_ptr = 0;
70.      i2c->msg_idx ++;
71.      i2c->msg++;
72.
73.      /*
74.       * If we aren't doing a repeated start and address,
75.       * go back and try to send the next byte. Note that
76.       * we do not support switching the R/W direction here.
77.       */
78.      if (i2c->msg->flags & I2C_M_NOSTART)
79.          goto again;
80.
81.      /*
82.       * Write the next address.
83.       */
84.      writel(i2c_pxa_addr_byte(i2c->msg), _IDBR(i2c));
85.
86.      /*
87.       * And trigger a repeated start, and send the byte.
88.       */
89.      icr &= ~ICR_ALDIE;
90.      icr |= ICR_START | ICR_TB;
91.  } else {      (D)
92.      if (i2c->msg->len == 0) {
93.          /*
94.           * Device probes have a message length of zero
95.           * and need the bus to be reset before it can
96.           * be used again.
97.           */
98.          i2c_pxa_reset(i2c);
99.      }
100.      i2c_pxa_master_complete(i2c, 0);
101.  }
102.
103.  i2c->icrlog[i2c->irqlogidx-1] = icr;
104.
105.  writel(icr, _ICR(i2c));
106.  show_state(i2c);
107.  }

```

(A)(B)(C)(D)是正常处理分支。

(A) branch



```

1.      /*
2.       * Read mode. We have just sent the address byte, and
3.       * now we must initiate the transfer.
4.       */
5.      if (i2c->msg_ptr == i2c->msg->len - 1 &&
6.          i2c->msg_idx == i2c->msg_num - 1)
7.          icr |= ICR_STOP | ICR_ACKNAK;
8.
9.      icr |= ICR_ALDIE | ICR_TB;

```

在Programmer Guide对ISR\_RWM bit的描述如下

Read/write Mode

0 = The TWSI is in master-transmit or slave-receive mode.

1 = The TWSI is in master-receive or slave-transmit mode.

This is the R/nW bit of the slave address. It is cleared automatically by hardware after a Stop state.

指示当前是在read还是write。

```

1.      if (i2c->msg_ptr == i2c->msg->len - 1 &&
2.          i2c->msg_idx == i2c->msg_num - 1)
3.          icr |= ICR_STOP | ICR_ACKNAK;

```

上面的判断是check是否当前是最后一个message的最后一个byte,如果是,则要发送STOP signal。这里ICR\_ACKNAK的作用?

The positive/negative acknowledge control bit

Defines the type of acknowledge pulse sent by the TWSI

when **in master receive mode**: 0 = Send a positive acknowledge (ACK) pulse after receiving a data byte. 1 = Send a negative acknowledge (NAK) pulse after receiving a data byte.

本分支就是在master receive mode。ISR\_RWM为 1 , 就表示in master-receive mode。这里ICR\_ACKNAK置 1 , 表示要发送NAK signal。

```

1.      icr |= ICR_ALDIE | ICR_TB;

```

启动硬件传输。

i2c controller怎么知道是什么mode呢? read or write?

发送START signal必然伴随着的是发送(write)i2c slave device address,而在设置address时必须指定本次START signal开启的transfer是read还是write,自然i2c controller也就知道了。

```

1. static inline void i2c_pxa_start_message(struct pxa_i2c *i2c)
2. {
3.     u32 icr;
4.
5.     /*
6.      * Step 1: target slave address into IDBR
7.      */
8.     writel(i2c_pxa_addr_byte(i2c->msg), _IDBR(i2c));
9.
10.    /*
11.     * Step 2: initiate the write.
12.     */
13.    icr = readl(_ICR(i2c)) & ~(ICR_STOP | ICR_ALDIE);
14.    writel(icr | ICR_START | ICR_TB, _ICR(i2c));
15. }

```

```

1. static inline unsigned int i2c_pxa_addr_byte(struct i2c_msg *msg)
2. {
3.     unsigned int addr = (msg->addr & 0x7f) << 1;
4.
5.     if (msg->flags & I2C_M_RD)
6.         addr |= 1;
7.
8.     return addr;
9. }

```

传输的 8 位的 bit 1 to bit 7 的 7 bit 是 i2c slave device 的地址，而 bit 0 就告诉 i2c controller 后面的传输是 read 还是 write！也就是处于什么 mode。

## (B) branch

```

1.     } else if (i2c->msg_ptr < i2c->msg->len) {
2.         /*
3.          * Write mode. Write the next data byte.
4.          */
5.         writel(i2c->msg->buf[i2c->msg_ptr++], _IDBR(i2c)); ①
6.
7.         icr |= ICR_ALDIE | ICR_TB; ②
8.
9.         /*
10.          * If this is the last byte of the last message, send
11.          * a STOP.
12.          */
13.         if (i2c->msg_ptr == i2c->msg->len && ③
14.             i2c->msg_idx == i2c->msg_num - 1)
15.             icr |= ICR_STOP;

```

本分支是 Write mode (ISR\_RWM 为 0)

`i2c->msg_ptr < i2c->msg->len`

表示当前 i2c\_msg 还没有 send 完。

①

把当前 message 中下一个 byte 填入 data register

②

设置transfer control bit

③

如果这是最后一个message的最后一个要发送的byte，则显然还要发送STOP signal

(C) branch

```
1.         } else if (i2c->msg_idx < i2c->msg_num - 1) {
2.             /*
3.              * Next segment of the message.
4.              */
5.             i2c->msg_ptr = 0;           ①
6.             i2c->msg_idx ++;           ②
7.             i2c->msg++;                 ③
8.
9.             /*
10.            * If we aren't doing a repeated start and address,
11.            * go back and try to send the next byte. Note that
12.            * we do not support switching the R/W direction here.
13.            */
14.            if (i2c->msg->flags & I2C_M_NOSTART)    ④
15.                goto again;
16.
17.            /*
18.            * Write the next address.
19.            */
20.            writel(i2c_pxa_addr_byte(i2c->msg), _IDBR(i2c));    ⑤
21.
22.            /*
23.            * And trigger a repeated start, and send the byte.
24.            */
25.            icr &= ~ICR_ALDIE;                ⑥
26.            icr |= ICR_START | ICR_TB;
```

由于(B) branch的条件是*i2c->msg\_ptr < i2c->msg->len*，那么运行到(C) branch的条件实际上是两个。

1. *i2c->msg\_ptr == i2c->msg->len*

2. *i2c->msg\_idx < i2c->msg\_num - 1*

也就是当前*i2c\_msg*已经处理完了，同时下面还有*i2c\_msg*要处理(即当前message不是最后一个message)。

①②③

指向下一个message

④

如果即将处理的message设置了*I2C\_M\_NOSTART*，即在发送当前message时，不要发送START signal。跳转到again，实际上是进入(B)branch，即开始发送data。

⑤

如果在新message中并没有设

置*I2C\_M\_NOSTART*，那么就要完全重新开始启动一次新的data传输那样，如下图

## Start Condition

START	Target Slave Address	R/nW	ACK/ NAK
-------	----------------------	------	-------------

先发送i2c device address及START signal

⑥

ICR\_TB启动硬件transfer

(D) branch

进入该分支的条件如下：

1. i2c->msg\_ptr == i2c->msg->len

2. i2c->msg\_idx = i2c->msg\_num - 1

最后一个message的最后一byte

```
1.  if (i2c->msg->len == 0) {    ①
2.      /*
3.      * Device probes have a message length of zero
4.      * and need the bus to be reset before it can
5.      * be used again.
6.      */
7.      i2c_pxa_reset(i2c);      ②
8.  }
9.      i2c_pxa_master_complete(i2c, 0);    ③
```

①②

如果最后一个message中传输的data长度为0，这里要reset i2c，why?

③

结束所有message data的transfer，返回到i2c\_pxa\_do\_xfer()中

in i2c\_pxa\_do\_xfer()

```
1.      /*
2.      * The rest of the processing occurs in the interrupt handler.
3.      */
4.      timeout = wait_event_timeout(i2c->wait, i2c->msg_num == 0, HZ * 5);
5.      i2c_pxa_stop_message(i2c);
6.
7.      /*
8.      * We place the return code in i2c->msg_idx.
9.      */
10.     ret = i2c->msg_idx;
```

i2c->msg\_idx会作为i2c\_pxa\_do\_xfer()返回值返回。

```

1.  /*
2.   * i2c_pxa_master_complete - complete the message and wake up.
3.   */
4.  static void i2c_pxa_master_complete(struct pxa_i2c *i2c, int ret)
5.  {
6.      i2c->msg_ptr = 0;
7.      i2c->msg = NULL;
8.      i2c->msg_idx ++;
9.      i2c->msg_num = 0;
10.     if (ret)
11.         i2c->msg_idx = ret;
12.     if (!i2c->use_pio)
13.         wake_up(&i2c->wait);
14. }

```

在正常transfer的情况下，都是i2c\_pxa\_master\_complete(i2c, 0);

即i2c->msg\_idx是i2c\_pxa\_do\_xfer()处理的i2c\_msg个数。如果 < 0，则带回的是出错状态，比如 i2c\_pxa\_master\_complete(i2c, I2C\_RETRY);

```

1.         if (isr & ISR_BED) {
2.             int ret = BUS_ERROR;
3.
4.             /*
5.              * I2C bus error - either the device NAK'd us, or
6.              * something more serious happened. If we were NAK'd
7.              * on the initial address phase, we can retry.
8.              */
9.             if (isr & ISR_ACKNAK) {
10.                 if (i2c->msg_ptr == 0 && i2c->msg_idx == 0)
11.                     ret = I2C_RETRY;
12.                 else
13.                     ret = XFER_NAKED;
14.             }
15.             i2c_pxa_master_complete(i2c, ret);

```

下面基于上面的code来分析write多个message的情况。

应用一场景分析：

```

1.         int                                ret;
2.         struct i2c_adapter                *adap = adapter;
3.         struct i2c_msg                    msg[3];
4.
5.         msg0.addr = addr;
6.         msg0.flags = 0;
7.         msg0.len = sndcount0;
8.         msg0.buf = (char *)sndbuf0;
9.
10.        msg1.addr = addr;
11.        msg1.flags = I2C_M_NOSTART;
12.        msg1.len = sndcount1;
13.        msg1.buf = (char *)sndbuf1;
14.
15.        msg2.addr = addr;
16.        msg2.flags = I2C_M_NOSTART;
17.        msg2.len = sndcount2;
18.        msg2.buf = (char *)sndbuf2;
19.
20.        ret = i2c_transfer(adap, msg, 3);

```

这种情况下，相当与把msg0,msg1和msg3中的 3 个buffer合并成一个大buffer，用一个i2c\_msg来指向这个大buffer进行传输。

msg1和msg2设置

了I2C\_M\_NOSTART，这样其实msg1和msg2中的地址完全被忽略了。只有在传输msg0开始前才会发送START signal，并且在msg2的最后一个byte后发送STOP signal。


Note: msg0，msg1和msg2中的addr必须相同，否则就是错的！

应用二场景分析：

```

1.         int                                ret;
2.         struct i2c_adapter                *adap = adapter;
3.         struct i2c_msg                    msg[3];
4.
5.         msg0.addr = addr;
6.         msg0.flags = 0;
7.         msg0.len = sndcount0;
8.         msg0.buf = (char *)sndbuf0;
9.
10.        msg1.addr = addr;
11.        msg1.flags = 0;
12.        msg1.len = sndcount1;
13.        msg1.buf = (char *)sndbuf1;
14.
15.        msg2.addr = addr;
16.        msg2.flags = I2C_M_NOSTART;
17.        msg2.len = sndcount2;
18.        msg2.buf = (char *)sndbuf2;
19.
20.        ret = i2c_transfer(adap, msg, 3);

```



msg2的addr完全是无用的，msg1和msg2可以合并成一个message。

应用三场景分析：

```

1.      int                                ret;
2.      struct i2c_adapter                  *adap = adapter;
3.      struct i2c_msg                      msg[3];
4.
5.      msg0.addr = addr
6.      msg0.flags = 0;
7.      msg0.len = sndcount0;
8.      msg0.buf = (char *)sndbuf0;
9.
10.     msg1.addr = addr2;
11.     msg1.flags = 0;
12.     msg1.len = sndcount1;
13.     msg1.buf = (char *)sndbuf1;
14.
15.     msg2.addr = addr3;
16.     msg2.flags = I2C_M_NOSTART;
17.     msg2.len = sndcount2;
18.     msg2.buf = (char *)sndbuf2;
19.
20.     ret = i2c_transfer(adap, msg, 3);

```

msg2的设置是错误的，因为msg2的flags设置了I2C\_M\_NOSTART，那么它的addr就不能与前面的message(msg1)的地址不同。

实际上本来想发往addr3的sndbuf3中的数据发送给了addr2 i2c device!

应用四场景分析：

```
1.         int                                ret;
2.         struct i2c_adapter                 *adap = adapter;
3.         struct i2c_msg                     msg[3];
4.
5.         msg0.addr = addr
6.         msg0.flags = I2C_M_NOSTART;
7.         msg0.len = sndcount0;
8.         msg0.buf = (char *)sndbuf0;
9.
10.        msg1.addr = addr2;
11.        msg1.flags = I2C_M_NOSTART;
12.        msg1.len = sndcount1;
13.        msg1.buf = (char *)sndbuf1;
14.
15.        msg2.addr = addr2;
16.        msg2.flags = I2C_M_NOSTART;
17.        msg2.len = sndcount2;
18.        msg2.buf = (char *)sndbuf2;
19.
20.        ret = i2c_transfer(adap, msg, 3);
```

这里的msg0的I2C\_M\_NOSTART是没必要的。msg0中的START signal与addr是必发的。  
另外msg1中设置了I2C\_M\_NOSTART及addr2不同于msg0中的addr，这是自相矛盾的！  
设置了I2C\_M\_NOSTART，表示msg1的data其实是发往前一个msg0的地址的；而msg1的地址addr2不同与msg0的地址addr，就表示不应该设置I2C\_M\_NOSTART，因为发送START signal和addr2对msg1来说是必须的！

---

接收，也就是read operation



```

1. static void i2c_pxa_irq_rxfull(struct pxa_i2c *i2c, u32 isr)
2. {
3.     u32 icr = readl(_ICR(i2c)) & ~(ICR_START|ICR_STOP|ICR_ACKNAK|ICR_TB);
4.
5.     /*
6.      * Read the byte.
7.      */
8.     i2c->msg->buf[i2c->msg_ptr++] = readl(_IDBR(i2c));    ①
9.
10.    if (i2c->msg_ptr < i2c->msg->len) {    ②
11.        /*
12.         * If this is the last byte of the last
13.         * message, send a STOP.
14.         */
15.        if (i2c->msg_ptr == i2c->msg->len - 1)    ③
16.            icr |= ICR_STOP | ICR_ACKNAK;
17.
18.        icr |= ICR_ALDIE | ICR_TB;    ④
19.    } else {
20.        i2c_pxa_master_complete(i2c, 0);    ⑤
21.    }
22.
23.    i2c->icrlog[i2c->irqlogidx-1] = icr;
24.
25.    writel(icr, _ICR(i2c));
26. }

```

①

从data register读取接收到的byte,i2c->msg\_ptr总是指向下一个空闲slot

②

i2c->msg\_ptr < i2c->msg->len

还未接收满指定的bytes

③

i2c->msg\_ptr == i2c->msg->len - 1

这是要接收指定的最后一个byte,那样需要设置发送STOP signal,同时也要发送NAK给i2c slave device。在非最后一个byte情况下,ICR\_ACKNAK未置位,则i2c master在接收到一个byte后发送ACK signal给i2c slave device.

④

启动hardware transfer

⑤

i2c->msg\_ptr == i2c->msg->len

即指定的byte已经接收满了,回到i2c\_pxa\_do\_xfer()。

由于i2c\_pxa\_irq\_rxfull()并不处理多message的情况,所以i2c read operation必须是i2c-pxa master处理的最后一个message!这也就是redmine task #3256的issue.

**gr2 I2C driver does not have read followed by write repeated start support**

We currently have a customer that uses I2C to communicate between the 6270 and a separate custom board using both write followed by read and read followed by write repeated start sequences.

目前的i2c-pxa driver对后者(read followed by write)是支持的,但对前者(write followed by read)是不支持的.

假设场景如下:

```
1.      int                                ret;
2.      struct i2c_adapter                *adap = adapter;
3.      struct i2c_msg                    msg[3];
4.
5.      msg0.addr = addr
6.      msg0.flags = 0;
7.      msg0.len = sndcount0;
8.      msg0.buf = (char *)sndbuf0;
9.
10.     msg1.addr = addr;
11.     msg1.flags |= I2C_M_RD;
12.     msg1.len = recvcnt1;
13.     msg1.buf = (char *)recvb1;
14.
15.     msg2.addr = addr;
16.     msg2.flags = 0;
17.     msg2.len = sndcount2;
18.     msg2.buf = (char *)sndbuf2;
19.
20.     ret = i2c_transfer(adap, msg, 3);
```

i2c\_transfer(adap, msg, 3) --> i2c\_pxa\_do\_xfer(adap, msg, 3)

```
1.      i2c->msg = msg;
2.      i2c->msg_num = num;
3.      i2c->msg_idx = 0;
4.      i2c->msg_ptr = 0;
5.      i2c->irqlogidx = 0;
6.
7.      i2c_pxa_start_message(i2c);    ①
8.
9.      spin_unlock_irq(&i2c->lock);
10.
11.     /*
12.      * The rest of the processing occurs in the interrupt handler.
13.      */
14.     timeout = wait_event_timeout(i2c->wait, i2c->msg_num == 0, HZ * 5);    ②
15.     i2c_pxa_stop_message(i2c);
16.
17.     /*
18.      * We place the return code in i2c->msg_idx.
19.      */
20.     ret = i2c->msg_idx;    ③
```

①

启动transfer, 首先write msg0  
in i2c\_pxa\_irq\_txempty()

```

1.     } else if (i2c->msg_idx < i2c->msg_num - 1) {
2.         /*
3.          * Next segment of the message.
4.          */
5.         i2c->msg_ptr = 0;
6.         i2c->msg_idx ++;
7.         i2c->msg++;
8.
9.         /*
10.        * If we aren't doing a repeated start and address,
11.        * go back and try to send the next byte. Note that
12.        * we do not support switching the R/W direction here.
13.        */
14.        if (i2c->msg->flags & I2C_M_NOSTART)
15.            goto again;
16.
17.        /*
18.        * Write the next address.
19.        */
20.        writel(i2c_pxa_addr_byte(i2c->msg), _IDBR(i2c));
21.
22.        /*
23.        * And trigger a repeated start, and send the byte.
24.        */
25.        icr &= ~ICR_ALDIE;
26.        icr |= ICR_START | ICR_TB;
27.    } else {

```

write msg0到最后一个byte时，运行到上面的code。

```

i2c->msg_ptr = 0;
i2c->msg_idx ++;
i2c->msg++;

```

指向msg1

```

writel(i2c_pxa_addr_byte(i2c->msg), _IDBR(i2c));

```

```

1. static inline unsigned int i2c_pxa_addr_byte(struct i2c_msg *msg)
2. {
3.     unsigned int addr = (msg->addr & 0x7f) << 1;
4.
5.     if (msg->flags & I2C_M_RD)
6.         addr |= 1;
7.
8.     return addr;
9. }

```

由于msg1设置了I2C\_M\_RD,所以发送的是read operation的地址。

```

/*
 * And trigger a repeated start, and send the byte.
 */
icr &= ~ICR_ALDIE;
icr |= ICR_START | ICR_TB;

```

把i2c slave device address发送出去。

接下来收到发送完成的中断，即ISR\_ITE置位(tx buffer empty,把address已经发送出去了，data register空了)

再次进入i2c\_pxa\_irq\_txempty()的如下branch

```
1.         } else if (isr & ISR_RWM) {
2.             /*
3.              * Read mode. We have just sent the address byte, and
4.              * now we must initiate the transfer.
5.              */
6.             if (i2c->msg_ptr == i2c->msg->len - 1 &&
7.                 i2c->msg_idx == i2c->msg_num - 1)
8.                 icr |= ICR_STOP | ICR_ACKNAK;
9.
10.            icr |= ICR_ALDIE | ICR_TB;
```

这是在read mode，所以只是令ICR\_TB置位，即启动hardware开始接收slave device发来的data.

当data到来后，产生ISR\_IRF interrupt (rx buffer full)，进入i2c\_pxa\_irq\_rxfull()。

在msg1中接收到该message的最后一个byte后会向i2c slave device发送STOP signal and NAK signal。同时通过

i2c\_pxa\_master\_complete(i2c, 0);

来返回到i2c\_pxa\_do\_xfer()中。

```
1. static void i2c_pxa_master_complete(struct pxa_i2c *i2c, int ret)
2. {
3.     i2c->msg_ptr = 0;
4.     i2c->msg = NULL;
5.     i2c->msg_idx ++;
6.     i2c->msg_num = 0;
7.     if (ret)
8.         i2c->msg_idx = ret;
9.     if (!i2c->use_pio)
10.        wake_up(&i2c->wait);
11. }
```

这时i2c->msg\_idx在++以后是2，即成功完成了2个message的传输，msg0 and msg1。

②

返回到i2c\_pxa\_do\_xfer()的

```
1. timeout = wait_event_timeout(i2c->wait, i2c->msg_num == 0, HZ * 5);
```

由于i2c->msg\_num已经被赋值为0,所以wait的条件满足，即调用i2c\_pxa\_do\_xfer()的thread成功resume(不是由于timeout)!

③

i2c\_pxa\_do\_xfer()返回值是2,表示成功传输了2个message，msg0 and msg1。而msg2则被完全遗忘了！

所以在上面假设的场景中，

ret = i2c\_transfer(adap, msg, 3);

返回值ret = 2。在msg1后面的所有message(无论是read operation还是write operation message)都丢失

了！

---

Notes:

static int i2c\_pxa\_do\_xfer(struct pxa\_i2c \*i2c, struct i2c\_msg \*msg, int num)

The function可以传输多个message，但如果有read operation message，则只能有一个read operation message，并且这个read operation message必须是最后一个message!

write-operation-message + ... (多个write-operation-message) + read-operation-message是支持的

read-operation-message + ... (read or write operation message)是不支持的！