

G2 LSP中gpio device node的描述如下

```

1.      gpio0: gpio@d4019000 {
2.          compatible = "marvell,peg-gpio";
3.          #address-cells = <2>;
4.          #size-cells = <2>;
5.          reg = <0 0xd4019000 0 0x1000>;
6.          gpio-controller;
7.          #gpio-cells = <2>;
8.          interrupts = <0 36 4>, <0 119 4>, <0 120 4>, <0 121 4>, <0 122 4>
9.          , <0 123 4>, <0 221 4>, <0 222 4>;
10.         interrupt-names = "gpio_mux";
11.         interrupt-controller;
12.         #interrupt-cells = <2>;
13.         clocks = <&apbus_apb_clkgate>;
14.         ranges;
15.
16.         gcb0: gpio@d4019000 {
17.             reg = <0 0xd4019000 0 0x4>;
18.         };
19.
20.         gcb1: gpio@d4019100 {
21.             reg = <0 0xd4019100 0 0x4>;
22.         };
23.
24.         gcb2: gpio@d4019200 {
25.             reg = <0 0xd4019200 0 0x4>;
26.         };
27.
28.         gcb3: gpio@d4019300 {
29.             reg = <0 0xd4019300 0 0x4>;
30.         };
31.
32.         gcb4: gpio@d4019400 {
33.             reg = <0 0xd4019400 0 0x4>;
34.         };
35.
36.         gcb5: gpio@d4019500 {
37.             reg = <0 0xd4019500 0 0x4>;
38.         };
39.
40.         gcb6: gpio@d4019600 {
41.             reg = <0 0xd4019600 0 0x4>;
42.         };
43.
44.         gcb7: gpio@d4019700 {
45.             reg = <0 0xd4019700 0 0x4>;
46.         };

```

但其实下面一段

```

1.      gcb0: gpio@d4019000 {
2.          reg = <0 0xd4019000 0 0x4>;
3.      };
4.
5.      gcb1: gpio@d4019100 {
6.          reg = <0 0xd4019100 0 0x4>;
7.      };
8.
9.      gcb2: gpio@d4019200 {
10.         reg = <0 0xd4019200 0 0x4>;
11.     };
12.
13.     gcb3: gpio@d4019300 {
14.         reg = <0 0xd4019300 0 0x4>;
15.     };
16.
17.     gcb4: gpio@d4019400 {
18.         reg = <0 0xd4019400 0 0x4>;
19.     };
20.
21.     gcb5: gpio@d4019500 {
22.         reg = <0 0xd4019500 0 0x4>;
23.     };
24.
25.     gcb6: gpio@d4019600 {
26.         reg = <0 0xd4019600 0 0x4>;
27.     };
28.
29.     gcb7: gpio@d4019700 {
30.         reg = <0 0xd4019700 0 0x4>;
31.     };

```

是没用的。

1. reg = <0 0xd4019000 0 0x4>

只是gpio0的PLR register , 怎么能代表整个gcb0 (gpio controller block 0)

2. gpio-pxa.c也没有使用到这些信息。

创建gcb0 to gcb7的gpio chip data structure如下 :

in drivers/gpio/gpio-pxa.c

```

1. static int pxa_init_gpio_chip(int gpio_end,
2.                               int (*set_wake)(unsigned int, unsigned in
3. t))
4. {
5.     int i, gpio, nbanks = gpio_to_bank(gpio_end) + 1;
6.     struct pxa_gpio_chip *chips;
7.
8.     chips = kzalloc(nbanks * sizeof(struct pxa_gpio_chip), GFP_KERNEL);
9.     if (chips == NULL) {
10.         pr_err("%s: failed to allocate GPIO chips\n", __func__);
11.         return -ENOMEM;
12.     }
13.
14.     for (i = 0, gpio = 0; i < nbanks; i++, gpio += 32) {
15.         struct gpio_chip *c = &chips[i].chip;
16.
17.         sprintf(chips[i].label, "gpio-%d", i);
18.         chips[i].regbase = gpio_reg_base + BANK_OFF(i);
19.         chips[i].set_wake = set_wake;
20.
21.         c->base = gpio;
22.         c->label = chips[i].label;
23.
24.         c->direction_input = pxa_gpio_direction_input;
25.         c->direction_output = pxa_gpio_direction_output;
26.         c->get = pxa_gpio_get;
27.         c->set = pxa_gpio_set;
28.         c->to_irq = pxa_gpio_to_irq;
29.
30. #ifdef CONFIG_OF_GPIO
31.         if (gpio_is_peg_type(gpio_type))
32.             chips[i].irq = irq_of_parse_and_map(pxa_gpio_of_node, i);
33.         c->of_node = pxa_gpio_of_node;
34.         c->of_xlate = pxa_gpio_of_xlate;
35.         c->of_gpio_n_cells = 2;
36. #endif
37.
38.         /* number of GPIOs on last bank may be less than 32 */
39.         c->ngpio = (gpio + 31 > gpio_end) ? (gpio_end - gpio + 1) : 32;
40.         gpiochip_add(c);
41.     }
42.     pxa_gpio_chips = chips;
43.     return 0;
44. }

```

即gpio chip 是根据pxa_last_gpio来的。

in pxa_gpio_probe()

```

1.      /* Initialize GPIO chips */
2.      pxa_init_gpio_chip(pxa_last_gpio, info ? info->gpio_set_wake : NULL);

```

pxa_last_gpio的设置是在pxa_gpio_probe_dt()中

```

1.  static int pxa_gpio_probe_dt(struct platform_device *pdev)
2.  {
3.      int ret = 0, nr_gpios;
4.      struct device_node *np = pdev->dev.of_node;
5.      const struct of_device_id *of_id =
6.          of_match_device(pxa_gpio_dt_ids, &pdev->dev);
7.      const struct pxa_gpio_id *gpio_id;
8.
9.      if (!of_id || !of_id->data) {
10.         dev_err(&pdev->dev, "Failed to find gpio controller\n");
11.         return -EFAULT;
12.     }
13.     gpio_id = of_id->data;
14.     gpio_type = gpio_id->type;
15.
16.     nr_gpios = gpio_id->gpio_nums;
17.     pxa_last_gpio = nr_gpios - 1;
18.
19.     irq_base = irq_alloc_descs(-1, 0, nr_gpios, 0);
20.     if (irq_base < 0) {
21.         dev_err(&pdev->dev, "Failed to allocate IRQ numbers\n");
22.         ret = irq_base;
23.         goto err;
24.     }
25.     domain = irq_domain_add_legacy(np, nr_gpios, irq_base, 0,
26.                                   &pxa_irq_domain_ops, NULL);
27.     pxa_gpio_of_node = np;
28.     return 0;
29. err:
30.     iounmap(gpio_reg_base);
31.     return ret;
32. }

```

pxa_last_gpio <-- nr_gpio <-- gpio_id->gpio_nums <-- of_id->data

```

1. static const struct of_device_id pxa_gpio_dt_ids[] = {
2.     { .compatible = "intel,pxa25x-gpio", .data = &pxa25x_id, },
3.     { .compatible = "intel,pxa26x-gpio", .data = &pxa26x_id, },
4.     { .compatible = "intel,pxa27x-gpio", .data = &pxa27x_id, },
5.     { .compatible = "intel,pxa3xx-gpio", .data = &pxa3xx_id, },
6.     { .compatible = "marvell,pxa93x-gpio", .data = &pxa93x_id, },
7.     { .compatible = "marvell,mmp-gpio", .data = &mmp_id, },
8.     { .compatible = "marvell,mmp2-gpio", .data = &mmp2_id, },
9.     { .compatible = "marvell,peg-gpio", .data = &peg_id, },
10.    {}
11. };

```

of_id->data = &peg_id;

```

1. static struct pxa_gpio_id peg_id = {
2.     .type          = PEG_GPIO,
3.     .gpio_nums     = 256,
4. };

```

即pxa_last_gpio = 255.

一个gpio bank manage 32 gpio pins , 所以有8个gpio bank, from gpio0 to gpio7.