pwr_handler[pwr_mgr_on_e][pwr_mgr_lowest_power_e] = pwr_on2lowest r4 asic 从pwr mgr on e向pwr mgr lowest power e切换的handler

```
static bool pwr_on2lowest(pwr_mgr_level_t current_level, pwr_mgr_level_t tar
 1.
      get_level, pwr_mgr_cmd_t cmd)
 2.
 3.
          static uint32_t low2on = 0;
 4.
          uint32_t on2low = asic_pwr_time_get();
 5.
          if (low2on && !asic_pwr_starting_session)
 6.
          {
              asic_pwr_add_sample(on2low, low2on);
 8.
9.
          }
10.
          asic_pwr_starting_session = false;
          ASIC_PWR_SLOG("asic %s entry\n",__FUNCTION__);
11.
12.
          asic_r4_to_lpp();
13.
          low2on = asic_pwr_time_get();
14.
          pwr_our_level = target_level;
15.
          ASIC_PWR_SLOG("asic %s exit\n",__FUNCTION__);
16.
          return true;
17.
```

```
1.
 2.
       * asic_r4_to_lpp - handles transition of control from ASIC R4
 3.
       * processor to LPP processor
 4.
       */
 5.
      static void asic_r4_to_lpp( void )
 6.
 7.
          uint32 t value = 0;
 8.
 9.
          uint32 t cpu int = cpu disable interrupts();
10.
11.
          // set the target power alarm
12.
          asic_pwr_set_target_power_alarm();
13.
          // allow for manual override
14.
          if (asic_pwr_max_sleep_ticks)
15.
16.
              asic_pwr_set_cmd(e_lpp_sys_alarm_ticks,12345678); // backdoor to cl
      ear any previous
17.
              asic_pwr_set_cmd(e_lpp_sys_alarm_ticks,asic_pwr_max_sleep_ticks);
18.
          }
19.
          asic_pwr_max_sleep_ticks = asic_pwr_max_sleep_ticks_default;
20.
          // allow for manual override
          if (asic_pwr_min_sleep_ticks) asic_pwr_set_cmd(e_lpp_sys_min_sleep_tic
21.
      ks,asic_pwr_min_sleep_ticks);
22.
23.
          // if cmd has not already by placed, place our version -- usually debug.
24.
      // current model, LP has a default, otherwise place a mailbox command.
25.
           if (FAIL == asic pwr get cmd(e lpp sys mode flags, NULL))
26.
27.
      //
                asic_pwr_set_cmd(e_lpp_sys_mode_flags,asic_pwr_cmd);
28.
29.
          // if cmd has not already by placed, place our version -- usually debug.
30.
          if (FAIL == asic_pwr_get_cmd(e_lpp_sys_debug_uart_num,NULL))
31.
32.
              asic_pwr_set_cmd(e_lpp_sys_debug_uart_num,hwGetDebugUARTNumber());
33.
          }
34.
          // we don't need to track usec rollovers, mainly due to using APMU timer
35.
      s - share int complicates LP int routine..
36.
          //asic_pwr_set_cmd(e_lpp_sys_usec_rsp,0); // we don't need this
      sent to AP, so we put place holder
37.
38.
      asic_pwr_set_cmd(e_lpp_sys_cmd_divide,0x12345678); // marks the final i
      ncoming command - all after this are response commands.
39.
40.
          // debug hook to allow time for debug connection...
41.
          if (asic_pwr_sleep_delay_time_in_seconds)
42.
          {
43.
              uint32 t delay = asic pwr sleep delay time in seconds;
              DPRINTF(PWR DBG LVL, ("PWR: DEBUG sleep delay=%ds.\n",asic pwr sleep
44.
      _delay_time_in_seconds));
45.
              while (delay--)
```

```
46.
47.
                  cpu spin delay(1000000);
48.
              }
49.
          }
50.
51.
          //uint32 t cpu count = cpu get ccount();
52.
          asic_pwr_test_usec_index=0;
53.
          asic_pwr_test_usec_stamp();
54.
          ASIC PWR GPIO CHKPT TOGGLE(50);
55.
          // if if test we are skipping our sleep/warmboot....
56.
          if (!asic_pwr_debug_skip)
57.
58.
     2
             transition_cpu();
59.
60.
61.
          asic pwr test usec stamp();
62.
          // calculate the overhead...
63.
          //dbg printf("transition: preLD %d; postLD %d; RET %d; HERE %d \n",(asic
      _pwr_test_usec[1]-asic_pwr_test_usec[0]),(asic_pwr_test_usec[2]-asic_pwr_tes
      t_usec[0]),(asic_pwr_test_usec[3]-asic_pwr_test_usec[0]),(asic_pwr_test_usec
      [4]-asic_pwr_test_usec[0]));
64.
          //cpu set ccount(cpu count);
65.
          ASIC_PWR_GPIO_CHKPT_TOGGLE(50);
66.
67.
          cpu_restore_interrupts(cpu_int);
68.
69.
          asic pwr get cmd(e lpp sys usec rsp,&value);
70.
          if (value)
71.
72.
              asic_pwr_sleep_usec_rollover+=value;
73.
          asic_pwr_sleep_ticks = 0;
74.
75.
          asic_pwr_get_cmd(e_lpp_sys_sleep_ticks_rsp,&asic_pwr_sleep_ticks);
76.
77.
          asic pwr wakeup iterations++;
78.
          asic_pwr_cumulative_sleep_ticks += asic_pwr_sleep_ticks; // track our
       cumulative sleep ticks
79.
          asic_pwr_get_cmd(e_lpp_sys_alarm_ticks,&value);
                                                                       // determine
       if alarm woke us up
80.
          asic_pwr_set_cmd(e_lpp_sys_alarm_ticks,12345678);
                                                                       // clear ala
81.
          if (value == 0xFFFFFFFF)
82.
83.
              asic pwr alarm wakes++;
84.
              //dbg_printf("asic_pwr_alarm_wakes %d\n",asic_pwr_alarm_wakes);
85.
86.
          if (asic_pwr_wakeup_iterations_print && ((asic_pwr_wakeup_iterations % a
      sic_pwr_wakeup_iterations_print) == 0))
87.
88.
              dbg printf("asicpwr DRV WAKEUP iterations: %d; alarms %d; last sleep
       ticks: %d \n",(uint32_t)asic_pwr_wakeup_iterations, asic_pwr_alarm_wakes, a
      sic_pwr_sleep_ticks);
89.
              dbg printf("asicpwr system %dt = sleep %dt + wake %dt + overhead\n",
      asic pwr time get(), asic pwr cumulative sleep ticks,tx time get());
```

```
90.
               dbg printf("asicpwr usec timer: R4ro %d + M3ro %d + %dus\n",timer ge
       t time usec rollover(), asic pwr sleep usec rollover, timer get time usec());
 91.
 92.
               asic_pwr_this_session_sleep_ticks = asic_pwr_cumulative_sleep_ticks

    asic pwr last session sleep ticks;

 93.
               asic_pwr_this_session_iowake_ticks = tx_time_get() - asic_pwr_last_s
       ession_iowake_ticks;
 94.
               dbg_printf("asicpwr this sleep session: sleep %dt; wake %dt; %d%%
                            \n",asic pwr this session sleep ticks,asic pwr this ses
       sion_iowake_ticks,(asic_pwr_this_session_sleep_ticks*100)/(asic_pwr_this_ses
       sion_sleep_ticks+asic_pwr_this_session_iowake_ticks+1));
 95.
 96.
               dbg printf("asicpwr past %d seconds: sleep %dt; wake %dt; %d%% asl
       eep ; samples %d \n", (asic_pwr_duty_cyle.log[asic_pwr_duty_cyle.head-1].ti
       mestamp-asic_pwr_duty_cyle.log[asic_pwr_duty_cyle.tail].timestamp)/100 ,asic
       _pwr_duty_cyle.tally_sleep,asic_pwr_duty_cyle.tally_iowake,(asic_pwr_duty_cy
       le.tally_sleep*100)/(asic_pwr_duty_cyle.tally_sleep+asic_pwr_duty_cyle.tally
       _iowake),asic_pwr_duty_cyle.samples);
 97.
 98.
               dbg_printf("asicpwr schema: %s; action: %s\n",asic_pwr_schema->descr
       iption, asic_pwr_target_power_description);
 99.
               dbg printf("action:
                                     IOmin %d; SLmin %d; SLmax %d\n",asic pwr targ
       et_power_action->iowake_min,asic_pwr_target_power_action->sleep_min,asic_pwr
       _target_power_action->sleep_alarm);
100.
               dbg_printf("overrides: IOmin %d; SLmin %d; SLmax %d\n",asic_pwr_min_
       iowake_ticks,asic_pwr_min_sleep_ticks,asic_pwr_max_sleep_ticks);
101.
102.
           DPRINTF(PWR DBG LVL, ("ASIC PWR DRV WAKEUP iterations = %d; sleep ticks
       = %d \n",(uint32_t)asic_pwr_wakeup_iterations,asic_pwr_sleep_ticks));
103.
104.
           // debug hook to allow time for debug connection...
105.
           if (asic_pwr_wakeup_delay_time_in_seconds)
106.
           {
107.
               uint32_t delay = asic_pwr_wakeup_delay_time_in_seconds;
               DPRINTF(PWR_DBG_LVL, ("PWR: DEBUG wake delay=%ds.\n",asic_pwr_wakeup
108.
       _delay_time_in_seconds));
109.
               while (delay--)
110.
               {
111.
                   cpu_spin_delay(1000000);
112.
               }
113.
           }
114.
115.
           // this implementation is always a full wake
116.
         pwr mgr go active nowait(PWRMGR UID FULL WAKE); // turn everything back
        on
117.
118.
       }
```

e_lpp_sys_cmd_divide command把asic_low_power_cmd_table[]分成2部分,之前的是 command,之后的是"response"。 r4-threadx中的asic_low_power_cmd_table[],在lpp中是mailbox.

(1)

②
r4-threadx ==> lpp
③

从low power回到ready

```
1.
       * transition_cpu - handle process to transition to/from low
 2.
3.
       * power cpu
      */
4.
      static void transition cpu(void)
5.
6.
7.
      #ifdef DEBUG
          if (asic_pwr_stripe_sram)
8.
9.
10.
              // stripe most LCM (TEXT + DATA), skip mailbox...
11.
              uint32_t *dst = (uint32_t*)LPP_VECTORS_ADDR;
12.
              while (dst < (uint32_t*)(LPP_VECTORS_ADDR+(64*1024)))</pre>
13.
14.
                   if (dst >= (uint32 t*)LPP MAILBOX ADDR && dst < (uint32 t*)(LPP</pre>
      MAILBOX_ADDR+LPP_MAILBOX_SIZE))
15.
16.
                       dst += (LPP_MAILBOX_SIZE/(sizeof(dst)));
17.
                       continue;
18.
19.
                   *dst++=0xdeadbeaf;
20.
              }
21.
22.
      #endif
23.
          memcpy((void *)LPP_MAILBOX_ADDR,asic_low_power_cmd_table,(sizeof(asic_lo
      w_power_table_t)*ASIC_LOW_POWER_MAX_CMDS));
24.
25.
          // handle low level warmboot routine for asic
          WarmBoot_CPU(lpp_ucode_bin,lpp_ucode_bin_length);
26.
27.
          memcpy(asic_low_power_cmd_table,(void *)LPP_MAILBOX_ADDR,(sizeof(asic_lo
28.
      w_power_table_t)*ASIC_LOW_POWER_MAX_CMDS));
29.
          asic_pwr_table_transition = true;
30.
```

④
r4-threadx与lpp共享的就是mailbox,也就是这里的asic_low_power_cmd_table[].
switch to lpp前先要把asic_low_power_cmd_table[]复制到LCM

⑤ switch to lpp

lpp_ucode_bin是lpp binary code,其size为lpp_ucode_bin_length

6

把lpp的mailbox从LCM复制回DDR RAM

in ccsgit/r4/common/asic/88pa6220/lowpower/src/warmBoot.S

```
;#******
1.
2.
     ;# WarmBoot_CPU
     j# Purpose - handle handshake transition of control R4 -> lpp -> R4
3.
4.
          We do in ASM due to special needs:
           - BUS bug - needs special load TCM sequence
5.
     ;#
           - Ease of saving registers / restore registers
6.
7.
     ;# R0 - LCM Source address of ucode CPU code
     ;# R1 - length of ucode CPU code
9.
     ;#
     10.
11.
         .global WarmBoot_CPU
12.
     WarmBoot_CPU:
13.
     ;# save our LR
14.
            15.
            push {LR}
16.
     ;# save/change LP mpu region's....
17.
18.
            bl
                 Save_lpp_region
19.
20.
     ;# load ucode(lpp) f/w - hold in reset
            bl
21.
                Load_ucode_bin
22.
23.
     ;# save key registers
24.
            bl
                Save_Registers
25.
26.
     ;# Transfer control to lpp
27.
            bl
                 Handle_Warm_Boot
28.
29.
     ;# restore key registers
30.
            bl
                Restore_Registers
31.
32.
     ;# restore LP mpu region
33.
                Restore_lpp_region
            bl
34.
35.
     ;# recover LR
36.
            POP
                  {LR}
37.
            38.
            BX
                  LR
```

⑦ 把Ipp code load到LCM中去,因为Ipp只会在LCM中运行,不能访问DDR RAM(这是DDR RAM处于self refresh state)

8

```
1.
      Handle_Warm_Boot:
 2.
             push {LR}
 3.
 4.
      ;# clean cache to push ucode into memory
                   cpu_dcache_writeback_all
 5.
             bl
 6.
      ;# Sync Memory Controller - flush pipeline....
 7.
      ;# N/A for G2, since we leave cache on...? And could use DDR in LP
9.
               bl
                    Sync Memory
10.
11.
             mov r0, #0
             MCR p15, 0, r0, c7, c5, 0 @ Invalidate entire instruction cache
12.
13.
             ISB
14.
             movw R0,#:lower16:LPP_VECTORS_ADDR
             movt R0,#:upper16:LPP_VECTORS_ADDR
15.
16.
     ;# SP WILL be preserved for us
17.
                                       ;#*** EXE from LPP .... at some point w
18.
            blx r0
      e shall return ***
19.
      ;# SP WILL be restored for us
20.
21.
             mov r0, #0
22.
             MCR p15, 0, r0, c7, c5, 0 @ Invalidate entire instruction cache
23.
             ISB
24.
25.
             mEnterSVC
26.
27.
             bl
                    asic_pwr_test_usec_stamp
28.
29.
             POP
                    {LR}
30.
              BX
                    LR
                                         ;#Return to Caller
```

9

blx r0

跳转到LCM中的lpp的入口去执行

这个入口在ccsgit/r4/common/asic/88pa6220/lowpower/lpp_v1_0/os/src/lpp_startup.S

```
1.
     startup: (A)
2.
     ;# clear our stack space, carefully...
     #ifdef DEBUG
3.
4.
        mov r8, lr
                                         @ save LR
        ldr r0, BOT_STACKS
5.
                                        @ First arg: start of memory block
        mov r1,#0xa5
                                        @ Second arg: fill value
6.
7.
       ldr r2, TOP_STACKS
        sub r2, r2, r0
8.
                                          @ Third arg: length of block
                                @ this is OUR version of MEMSET, it does
9.
        bl Memset
     NOT USE STACK!!!
10.
      mov lr, r8
11.
    #endif
12.
13.
     ;# setup our stack and save PREVIOUS SP
         ldr r0, SVC STACK
14.
15.
        mov r1, sp
16.
       mov sp, r0
17.
        push {r1}
                                         ;# save previous SP on our new SP
18.
         push {lr}
19.
20.
        LDR a3, IRQ_STACK
                                         ;# Pickup IRQ stack pointer
         MOV a1, #IRQ_MODE

CPSR c, a1
                                            ;# Build IRQ mode CPSR
21.
         MSR CPSR_c, a1 MOV sp, a3
22.
                                             ;# Enter IRQ mode
23.
                                             ;# Setup IRQ stack point
24.
         MOV
               sl, #0
                                             ;# Clear sl
         MOV fp, #0
25.
                                             ;# Clear fp
26.
         LDR a3, XIQ STACK
                                       ;# Pickup XRQ stack pointer
27.
                                          ;# Build ABT mode CPSR
         MOV a1, #ABT_MODE
28.
         MSR CPSR_c, a1
MOV sp, a3
29.
                                             ;# Enter ABT mode
30.
                                             ;# Setup ABT stack point
31.
         MOV
               sl, #0
                                             ;# Clear sl
32.
         MOV fp, #0
                                             ;# Clear fp
33.
34.
         LDR a3, XIQ_STACK
                                      ;# Pickup XRQ stack pointer
         MOV a1, #UND_MODE
MSR CPSR c, a1
                                            ;# Build UND mode CPSR
35.
         MSR CPSR_c, a1 MOV sp, a3
36.
                                             ;# Enter UND mode
37.
                                             ;# Setup UND stack point
38.
         MOV
               sl, #0
                                             ;# Clear sl
39.
         MOV
               fp, #0
                                             ;# Clear fp
40.
41.
               a1, #SVC_MODE
42.
                                            ;# Build SVC mode CPSR
         MOV
43.
         MSR CPSR_c, a1
                                             ;# Enter SVC mode
44.
45.
     ;# clear our BSS
46.
         ldr r0, BSS_START
                                     @ First arg: start of memory block
47.
        ldr r2, BSS_END
48.
         mov r1,#0
                                     @ Second arg: fill value
49.
         sub r2, r2, r0
                                      @ Third arg: length of block
50.
         bl Memset 32B
51.
52.
        bl main
                           (B)
```

(A)

这就是lpp的入口

(B)

在为进入c language的main()准备好环境后就跳入main

(C)

从Ipp退出,也就是退出Iowest power mode