G2 LSP中gpio device node的描述如下

```
1.
                 gpio0: gpio@d4019000 {
 2.
                           compatible = "marvell, peg-gpio";
 3.
                           #address-cells = <2>;
 4.
                           #size-cells = <2>;
 5.
                           reg = \langle 0 \ 0xd4019000 \ 0 \ 0x1000 \rangle;
 6.
                           gpio-controller;
 7.
                           #gpio-cells = <2>;
                           interrupts = <0 36 4>, <0 119 4>, <0 120 4>, <0 121 4>, <0 122 4>
 8.
       , <0 123 4>, <0 221 4>, <0 222 4>;
 9.
                           interrupt-names = "gpio_mux";
10.
                           interrupt-controller;
11.
                           #interrupt-cells = <2>;
12.
                           clocks = <&apbus_apb_clkgate>;
13.
                           ranges;
14.
15.
                           gcb0: gpio@d4019000 {
                                    reg = <0 0xd4019000 0 0x4>;
16.
17.
                           };
18.
19.
                           gcb1: gpio@d4019100 {
20.
                                    reg = \langle 0 \ 0xd4019100 \ 0 \ 0x4 \rangle;
21.
                           };
22.
23.
                           gcb2: gpio@d4019200 {
24.
                                    reg = \langle 0 \ 0xd4019200 \ 0 \ 0x4 \rangle;
25.
                           };
26.
27.
                           gcb3: gpio@d4019300 {
28.
                                    reg = \langle 0 \ 0xd4019300 \ 0 \ 0x4 \rangle;
29.
                           };
30.
31.
                           gcb4: gpio@d4019400 {
32.
                                    reg = \langle 0 \ 0xd4019400 \ 0 \ 0x4 \rangle;
33.
                           };
34.
35.
                           gcb5: gpio@d4019500 {
36.
                                    reg = \langle 0 \ 0xd4019500 \ 0 \ 0x4 \rangle;
37.
                           };
38.
39.
                           gcb6: gpio@d4019600 {
40.
                                    reg = \langle 0 \ 0xd4019600 \ 0 \ 0x4 \rangle;
41.
                           };
42.
43.
                           gcb7: gpio@d4019700 {
                                    reg = <0 0xd4019700 0 0x4>;
44.
45.
                           };
46.
                 };
```

```
gcb0: gpio@d4019000 {
 2.
                                      reg = <0 0xd4019000 0 0x4>;
 3.
                            };
 4.
5.
                            gcb1: gpio@d4019100 {
 6.
                                      reg = \langle 0 \ 0xd4019100 \ 0 \ 0x4 \rangle;
                            };
 8.
 9.
                            gcb2: gpio@d4019200 {
10.
                                      reg = \langle 0 \ 0xd4019200 \ 0 \ 0x4 \rangle;
11.
                            };
12.
13.
                            gcb3: gpio@d4019300 {
14.
                                      reg = <0 \ 0xd4019300 \ 0 \ 0x4>;
15.
                            };
16.
                            gcb4: gpio@d4019400 {
17.
18.
                                      reg = \langle 0 \ 0xd4019400 \ 0 \ 0x4 \rangle;
19.
                            };
20.
21.
                            gcb5: gpio@d4019500 {
22.
                                      reg = \langle 0 \ 0xd4019500 \ 0 \ 0x4 \rangle;
23.
                            };
24.
25.
                            gcb6: gpio@d4019600 {
26.
                                      reg = <0 0xd4019600 0 0x4>;
27.
                            };
28.
29.
                            gcb7: gpio@d4019700 {
30.
                                      reg = \langle 0 \ 0xd4019700 \ 0 \ 0x4 \rangle;
31.
                            };
```

是没用的。

1. reg = <0 0xd4019000 0 0x4>

只是gpio0的PLR register, 怎么能代表整个gcb0 (gpio controller block 0)

2. gpio-pxa.c也没有使用到这些信息。

创建gcb0 to gcb7的gpio chip data structure如下:

in drivers/gpio/gpio-pxa.c

```
1.
      static int pxa_init_gpio_chip(int gpio_end,
 2.
                                                int (*set_wake)(unsigned int, unsigned in
      t))
 3.
      {
 4.
               int i, gpio, nbanks = gpio_to_bank(gpio_end) + 1;
 5.
               struct pxa gpio chip *chips;
 6.
               chips = kzalloc(nbanks * sizeof(struct pxa_gpio_chip), GFP_KERNEL);
 8.
              if (chips == NULL) {
9.
                       pr_err("%s: failed to allocate GPIO chips\n", __func__);
10.
                       return -ENOMEM;
11.
               }
12.
13.
              for (i = 0, gpio = 0; i < nbanks; i++, gpio += 32) {
14.
                       struct gpio_chip *c = &chips[i].chip;
15.
16.
                       sprintf(chips[i].label, "gpio-%d", i);
17.
                       chips[i].regbase = gpio_reg_base + BANK_OFF(i);
18.
                       chips[i].set_wake = set_wake;
19.
20.
                       c->base = gpio;
21.
                       c->label = chips[i].label;
22.
23.
                       c->direction_input = pxa_gpio_direction_input;
24.
                       c->direction_output = pxa_gpio_direction_output;
25.
                       c->get = pxa_gpio_get;
26.
                       c->set = pxa_gpio_set;
27.
                       c->to_irq = pxa_gpio_to_irq;
      #ifdef CONFIG_OF_GPIO
28.
29.
                       if (gpio_is_peg_type(gpio_type))
30.
                               chips[i].irq = irq_of_parse_and_map(pxa_gpio_of_node, i);
31.
                       c->of_node = pxa_gpio_of_node;
32.
                       c->of_xlate = pxa_gpio_of_xlate;
33.
                       c->of_gpio_n_cells = 2;
34.
      #endif
35.
36.
                       /* number of GPIOs on last bank may be less than 32 */
37.
                       c->ngpio = (gpio + 31 > gpio_end) ? (gpio_end - gpio + 1) : 32;
38.
                       gpiochip_add(c);
39.
40.
               pxa_gpio_chips = chips;
41.
               return 0;
42.
```

即gpio chip 是根据pxa_last_gpio来的。

```
in pxa gpio probe()
```

```
/* Initialize GPIO chips */
pxa_init_gpio_chip(pxa_last_gpio, info ? info->gpio_set_wake : NULL);
```

pxa_last_gpio的设定是在pxa_gpio_probe_dt()中

```
1.
      static int pxa_gpio_probe_dt(struct platform_device *pdev)
 2.
 3.
               int ret = 0, nr_gpios;
               struct device_node *np = pdev->dev.of_node;
 5.
               const struct of_device_id *of_id =
 6.
                                        of_match_device(pxa_gpio_dt_ids, &pdev->dev);
 7.
               const struct pxa_gpio_id *gpio_id;
 8.
 9.
               if (!of_id || !of_id->data) {
                       dev_err(&pdev->dev, "Failed to find gpio controller\n");
10.
11.
                       return -EFAULT;
12.
13.
               gpio_id = of_id->data;
14.
               gpio_type = gpio_id->type;
15.
16.
               nr gpios = gpio id->gpio nums;
17.
               pxa_last_gpio = nr_gpios - 1;
18.
19.
               irq_base = irq_alloc_descs(-1, 0, nr_gpios, 0);
20.
               if (irq_base < 0) {</pre>
21.
                       dev_err(&pdev->dev, "Failed to allocate IRQ numbers\n");
22.
                       ret = irq_base;
23.
                       goto err;
24.
25.
               domain = irq_domain_add_legacy(np, nr_gpios, irq_base, 0,
26.
                                               &pxa_irq_domain_ops, NULL);
27.
               pxa_gpio_of_node = np;
28.
              return 0;
29.
      err:
30.
               iounmap(gpio_reg_base);
31.
               return ret;
32.
      }
```

pxa_last_gpio <-- nr_gpio <-- gpio_id->gpio_nums <-- of_id->data

of_id->data = &peg_id;

即pxa last gpio = 255.

一个gpio bank manage 32 gpio pins, 所以有8个gpio bank, from gpio0 to gpio7.