BootROM, miniloader and threadx are all running on R4 core.

But BootROM and miniloader use high vector address (0xFFFF,0000) to save exception vector table.

in pcsgit/miniloader/source/main/main entry.c

```
1. typedef void (*ROM_restart_entry_func_t) (void);
2. ROM_restart_entry_func_t ROM_restart = (ROM_restart_entry_func_t)0xFFFF0000;
3.
4. minPrintf("\nRe-Entering eROM Code\n");
5. ROM_restart();
```

miniloader reboot R4 core by jumping to 0xFFFF,0000. The first entry is reset exception in exception vector table.

But because threadx is running in the memory region from 96M to 100M. The other memory space is occupied by Linux kernel. The R4's exception vector table need to be remapped to the new memory space between 96M and 100M.

in pcsgit/r4/oem/marvell/88pa6220_r4/init/src/main.c

```
int main( void )
 1.
      {
          unsigned long nptrs = (unsigned long) __CTOR_LIST__[0];
          unsigned i;
 6.
          /* Call C++ static/global constructors */
          for (i = nptrs; i >= 1; i--)
8.
          {
9.
              __CTOR_LIST__[i]();
10.
          }
11.
12.
          /* this must run before cpu_init because some features inited here are used i
      n cpu */
13.
          hwConfigInit();
14.
15.
          cpu_init();
16.
17.
          /* This routine does not return */
18.
          tx_kernel_enter();
19.
          /* assert if it ever does! */
20.
21.
          ASSERT(0);
22.
23.
          return -1;
24.
     }
```

```
1.
      void hwConfigInit(void)
 3.
      //#ifdef HAVE SERENITY
 4.
          if (hwIsFPGA())
 5.
 6.
              FPGAA FREQ REGS t *fpga1 freq = (FPGAA FREQ REGS t*)FPGAA FREQ BASE;
 7.
              hw config table.proc speed mhz = fpga1 freq->Freq clkdiv2;
8.
              hw_config_table.bus_speed_mhz = fpga1_freq->Freq_clk;
9.
              hw_config_table.platform_mem_size = (uint32_t)&__ram_size__;
10.
              hw config table.scan clock mhz = 64;
11.
12.
              // map 64K of logical 0 into our physical space
13.
              ((FPGAC_CONFIG_REGS_t*)FPGAC_CONFIG_BASE)->BCMlowvec=((uint32_t)&__start_
      ram | 1);
14.
15.
          else
16.
17.
          //#else
18.
              hw config table.program table
                                                 = 0; // TBD
              hw_config_table.proc_speed_mhz = 400; // TBD
19.
20.
              hw_config_table.platform_mem_size = (uint32_t)&__ram_size__;
21.
              hw config table bus speed mhz
                                                  = 400; // TBD --- AP busclk or IPS b
      usclk
22.
              hw_config_table.scan_clock_mhz
                                                  = 250; // TBD
23.
24.
              // map 64K of logical 0 into our physical space
25.
              ((CIU_REGS_t*)AP_CIU_BASE)->R4_Vector_Remap = CIU_R4_VECTOR_REMAP_R4_VECT
      OR REMAP ADDRESS REPLACE VAL(((CIU REGS t*)AP CIU BASE)->R4 Vector Remap,(((uint3
      2_t)&__start_ram__)>>16));
26.
              ((CIU_REGS_t*)AP_CIU_BASE)->R4_Vector_Remap = CIU_R4_VECTOR_REMAP_R4_VECT
      OR_REMAP_ENABLE_REPLACE_VAL(((CIU_REGS_t*)AP_CIU_BASE)->R4_Vector_Remap,1);
27.
          }
28.
29.
          hwUartInit();
30.
      //#endif // HAVE SERENITY
31.
32.
          /* initialize the timebase configuration with the bus frequency */
33.
          hwTimebaseInit();
34.
35.
          // wtm module needs info....
          // APB CONFIG REGS t changed, items removed. Fuse Bank shifted to lower addr
36.
      ess (previous ASIC, so all ASICs will set this up)
37.
          wtm asic reg fuse bank0 r8 = (uint32 t)&(((APB CONFIG REGS t*)AP AP APB APB C
      ONFIG BASE)->Fuse Bank0 R8);
38.
          // default pwr level for WTM can configured after WTM lib is built, so use va
      riable to store it.
39.
          wtm_asic_default_pwr_level = PWRMGR_WTM_LEVEL;
40.
41.
```

set R4's new vector table address to start ram symbol address.

__start_ram symbol is defined in pcsgit/r4/oem/marvell/88pa6220_r4/buildtools/memory_map.ld

```
MEMORY
1.
2.
 3.
        /* NOTE - the ram line here is rewritten by the makefile before the linker
                  script is used. If you want to move the code, specify
5.
                  RTOS MEM START=... and RTOS MEM SIZE=... on the makeline */
6.
         ram (rwx): ORIGIN = 0x0, LENGTH = 0x0
7.
         squ0 (rw ) : ORIGIN = 0xD10000000, LENGTH = 32K /* SQU0 32K - TBD*/
8.
         squ1 (rw ) : ORIGIN = 0xD1008000, LENGTH = 32K /* SQU1 32K - TBD*/
9.
         squ2 (rw ) : ORIGIN = 0xD1010000, LENGTH = 32K /* SQU2 32K - TBD*/
10.
     }
11.
12.
     OUTPUT ARCH(arm)
13.
     ENTRY(reset)
14.
    EXTERN(reset) /* make sure this gets linked in */
15.
16.
    SECTIONS
17.
         18.
19.
20.
    hor */
21.
      /* Place vector table. */
22.
23.
       vectors __vectors__ :
24.
25.
        *(.text.vectors)
26.
        } > ram
27.
     . . . . . .
```

__start_ram__ is the head of "ram" memory region, and vector table is placed on "ram".

But "ram" is not defined staticly in memory_map.ld.

We could get start ram symbol address from the elf file.

```
walterzh$ arm-linux-gnueabi-nm tx.elf | grep __start_ram__
06000000 T __start_ram__
walterzh$ arm-linux-gnueabi-nm tx.elf | grep __ram_size__
00400000 A __ram_size__

So in memory_map.ld
ram (rwx): ORIGIN = 0x0, LENGTH = 0x0
==>
ram (rwx): ORIGIN = 0x06000000, LENGTH = 0x00400000

0x06000000 = 96M
0x00400000 = 4M
```

3

enable R4's vector table remap functionality.