

The current cdma driver does not support DMA\_SLAVE\_CONFIG !

也就是说cdma driver不支持 dmaengine\_slave\_config() API.

```
1. static inline int dmaengine_slave_config(struct dma_chan *chan,  
2.                                         struct dma_slave_config *config)  
3. {  
4.     return dmaengine_device_control(chan,DMA_SLAVE_CONFIG,  
5.                                     (unsigned long)config);  
6. }
```

According to Documentation/dmaengine.txt

The slave DMA usage consists of following steps:

1. Allocate a DMA slave channel
2. Set slave and controller specific parameters
3. Get a descriptor for transaction
4. Submit the transaction
5. Issue pending requests and wait for callback notification

Step 2 is "Set slave and controller specific parameters".

由Lexmark developer开发的cdma driver没有按照常规思路（也就是上面的思路）来，而是在step 1

(Allocate a DMA slave channel)中完成了config setting，而在device io control interface

中反而没有支持dmaengine\_slave\_config.

对stepper\_cdma.c分析如下：

```
1.  stmotors[motor_id].stmotor_dma_chan = dma_request_channel(mask,filter, &(stmotors  
    [motor_id].tx_dma_slave));
```

这里对stmotors[motor\_id].tx\_dma\_slave的初始化如下

```

1. static void smot_step_set_blk_addr_irq(stmotor_id_t motor_id, uint32_t cdma_num)
2. {
3.     stmotors[motor_id].tx_dma_slave.vtype = MV61_VDMA_OWNED;
4.     stmotors[motor_id].tx_dma_slave.wr_delay = 0;
5.     stmotors[motor_id].tx_dma_slave.destendian = MV61_DMA_LITTLE_ENDIAN;
6.     stmotors[motor_id].tx_dma_slave.srcendian = MV61_DMA_LITTLE_ENDIAN;
7.     stmotors[motor_id].tx_dma_slave.flowctrl = MV61_DMA_MEMORY_TO_PERIPHERAL;
8.     stmotors[motor_id].tx_dma_slave.dest_pid = cdma_num;
9.     stmotors[motor_id].tx_dma_slave.dest_addr_inc = true;
10.    stmotors[motor_id].tx_dma_slave.src_addr_inc = true;
11.    stmotors[motor_id].tx_dma_slave.dest_width = MV61_DMA_XFER_WIDTH_32BIT;
12.    stmotors[motor_id].tx_dma_slave.src_width = MV61_DMA_XFER_WIDTH_32BIT;
13.    stmotors[motor_id].tx_dma_slave.data_unit_size = MV61_DMA_UNIT_SIZE_32BIT
14.    ;
15.    stmotors[motor_id].tx_dma_slave.dest_burst = MV61_DMA_BURST1;
16.    stmotors[motor_id].tx_dma_slave.src_burst = MV61_DMA_BURST1;
17.    stmotors[motor_id].tx_dma_slave.dest_reg = (dma_addr_t)&(stmotors[motor_id].phy_stmotor_regs->PWM_T);
18.    stmotors[motor_id].tx_dma_slave.timebase = MV61_TIMEBASE_1MS;
19.    stmotors[motor_id].tx_dma_slave.timer = 0;
20.    stmotors[motor_id].tx_dma_slave.wrap = 24;
21. }

```

in include/linux/platform\_data/mv61\_cdma.h

```

1.  /**
2.   * filter - filter candidate dma channels and initialize if ok
3.   * @chan: channel candidate offered by dmaengine's dma_request_channel()
4.   * @slave: contains requested virtual channel type and peripheral data
5.   */
6.  static bool __attribute__((used)) filter(struct dma_chan *chan, void *slave) {
7.      struct mv61_dma_slave *vslave = slave;
8.
9.      if (__chk_vdma_type(chan, vslave->vtype)) {
10.         chan->private = vslave;
11.         return true;
12.     } else
13.         return false;
14. }

```

在filter()中会把stmotors[motor\_id].tx\_dma\_slave的地址 assign to chan->private。

```
__dma_request_channel()
```

```
{
```

```
.....
```

```
chan = private_candidate(mask, device, fn, fn_param);
```

```
.....
```

```
err = dma_chan_get(chan);
```

```
.....
```

```
}
```

`private_candidate()` invokes filter callback, make `chan->private = fn_param`.

```

1. static int dma_chan_get(struct dma_chan *chan)
2. {
3.     int err = -ENODEV;
4.     struct module *owner = dma_chan_to_owner(chan);
5.
6.     if (chan->client_count) {
7.         __module_get(owner);
8.         err = 0;
9.     } else if (try_module_get(owner))
10.        err = 0;
11.
12.     if (err == 0)
13.        chan->client_count++;
14.
15.     /* allocate upon first client reference */
16.     if (chan->client_count == 1 && err == 0) {
17.         int desc_cnt = chan->device->device_alloc_chan_resources(chan);
18.
19.         if (desc_cnt < 0) {
20.             err = desc_cnt;
21.             chan->client_count = 0;
22.             module_put(owner);
23.         } else if (!dma_has_cap(DMA_PRIVATE, chan->device->cap_mask))
24.             balance_ref_count(chan);
25.     }
26.
27.     return err;
28. }

```

调用mv61vc\_alloc\_chan\_resources()。



```

1. static int mv61vc_alloc_chan_resources(struct dma_chan *chan)
2. {
3.     struct mv61_vdma_chan *mv61vc = dchan_to_mv61_vdma_chan(chan);
4.     struct mv61_dma_slave *mv61s;
5.     unsigned long lockvcflags;
6.
7.     __dev_vdbg(chan2dev(chan), "alloc_chan_resources\n");
8.
9.     spin_lock_irqsave(&mv61vc->lock, lockvcflags);
10.
11.     /* ASSERT: channel is idle */
12.     BUG_ON(!list_empty(&mv61vc->queue));
13.     BUG_ON(!list_empty(&mv61vc->active_list));
14.     BUG_ON(!list_empty(&mv61vc->complete_list));
15.
16.     mv61vc->completed = chan->cookie = 1;
17.
18.     mv61s = chan->private;
19.     if (mv61s) {
20.         /*
21.          * We need controller-specific data to set up slave
22.          * transfers.
23.          */
24.         mv61vc->wrap = mv61s->wrap;
25.         mv61vc->def.valid = 1;
26.         mv61vc->def.TimerControl = 0;
27.         MV61_CDMA_VAR_WR_FIELD(mv61vc->def.SrcAddr, CDMA_SRCADDR_SRCADDR,
28.                                mv61s->src_reg);
29.         MV61_CDMA_VAR_WR_FIELD(mv61vc->def.DestAddr, CDMA_DESTADDR_DESTAD
30.                                mv61s->dest_reg);

```

DR,





```

62.         MV61_CDMA_VAR_WR_FIELD(mv61vc->def.Control, CDMA_CONTROL_SRCADDRIN
        C,
63.                                     mv61s->src_addr_inc);
64.         MV61_CDMA_VAR_WR_FIELD(mv61vc->def.Control, CDMA_CONTROL_DESTXFERW
        IDTH,
65.                                     mv61s->dest_width);
66.         MV61_CDMA_VAR_WR_FIELD(mv61vc->def.Control, CDMA_CONTROL_SRCXFERWI
        DTH,
67.                                     mv61s->src_width);
68.         MV61_CDMA_VAR_WR_FIELD(mv61vc->def.Control, CDMA_CONTROL_DESTBURST
        SIZE,
69.                                     mv61s->dest_burst);
70.         MV61_CDMA_VAR_WR_FIELD(mv61vc->def.Control, CDMA_CONTROL_SRCBURSTS
        IZE,
71.                                     mv61s->src_burst);
72.     =    }
73.
74.     spin_unlock_irqrestore(&mv61vc->lock, lockvcflags);
75.     return 0;
76. }

```

mv61s = chan->private;

cdma driver code(cdma\_main.c)获得了stepper\_cdma.c中的对cdma的setting

然后是把stepper\_cdma中的setting设置到virtual channel的def field.

```

1. struct mv61_vdma_chan {
2.     struct dma_chan      chan;
3.     struct mv61_vdma     *mv61v;
4.
5.     struct mv61_vreg_defs def;
6.     int                  wrap;
7.
8.     spinlock_t           lock;
9.
10.    /* these elements are all protected by lock */
11.    u32                    irqs;
12.    dma_cookie_t           completed;
13.    dma_cookie_t           started;
14.    struct list_head       active_list;
15.    struct list_head       complete_list;
16.    struct list_head       queue;
17.    struct mv61_stat_regs  hwstat;
18.    int                    residue;
19.    enum dma_status        status;
20.
21. };

```

这还只是设置在software中，并没有设置到cdma的控制 register。

```

1. struct mv61_vreg_defs {
2.     bool valid;
3.     u32 CFG;
4.     u32 Control;
5.     dma_addr_t SrcAddr;
6.     dma_addr_t DestAddr;
7.     u32 TimerControl;
8. };

```

```

1. * @CFG: DMA Configuration Register
2. * @Control: DMA Channel Control Register
3. * @SrcAddr: DMA Source Address Register
4. * @DestAddr: DMA Destination Address Register
5. * @TimerControl: DMA Timer and Timebase Control

```

而真正往cdma registers中写是在mv61vc\_dostart()中。

```

1.  int mv61vc_dostart(struct mv61_vdma_chan *mv61vc, struct mv61_desc *desc)
2.  {
3.      struct mv61_pdma_chan  *mv61pc;
4.      struct mv61_pdma_chan_regs *pcregs;
5.      u32                      tmp;
6.
7.      mv61pc = mv61_vpmap_v_to_p(mv61vc);
8.      BUG_ON(!mv61pc);
9.
10.     pcregs = mv61pc->ch_regs;           ①
11.
12.     /* ASSERT: channel is idle */
13.     tmp = readl(&pcregs->CFG);
14.     if (tmp & CDMA_CFG_ENABLE_MASK) {
15.         __dev_vdbg(chan2dev(&mv61vc->chan), "dostart:%d\n", __LINE__);
16.         /* The tasklet will hopefully advance the queue... */
17.         return -EBUSY;
18.     }
19.
20.     memset(&mv61vc->hwstat, 0, sizeof(mv61vc->hwstat));
21.
22.     mv61vc->residue = 0;
23.     mv61vc->status = DMA_IN_PROGRESS;
24.
25.     writel(desc->txregs.CFG, &pcregs->CFG);           ②
26.     writel(desc->txregs.FillValue, &pcregs->FillValue);
27.     writel(desc->txregs.intEn, &pcregs->intEn);
28.     writel(desc->txregs.TimerControl, &pcregs->TimerControl);
29.
30.     writel(mv61vc->def.Control, &pcregs->Control );   ③
31.
32.     wmb();
33.
34.     tmp = readl(&pcregs->CFG);
35.     writel(tmp | CDMA_CFG_ENABLE_MASK, &pcregs->CFG);
36.
37.     dma_sync_single_for_device(chan2parent(&mv61vc->chan), desc->lli_phys,
38.                                sizeof(desc->lli), DMA_TO_DEVICE);
39.     writel(desc->lli_phys, &pcregs->CDR);
40.
41.     return 0;
42. }

```

cdma hardware registers的setting来自两处

1. mv61\_desc
2. 来自cdma client的设置

pcregs 指向hardware register

②

来自每次传输的descriptor

③

来自cdma client的设置