

Gemstone2是dual-core

in dts

```
1.     cpus {
2.         #address-cells = <0x1>;
3.         #size-cells = <0x0>;
4.
5.         cpu@0 {
6.             device_type = "cpu";
7.             compatible = "arm,cortex-a53";
8.             reg = <0xffff00>;
9.         };
10.
11.        cpu@1 {
12.            device_type = "cpu";
13.            compatible = "arm,cortex-a53";
14.            reg = <0xffff01>;
15.            enable-method = "marvell,pegmatite-apmu-boot";
16.        };
17.    };
```

in arch/arm/kernel/setup.c

```
1. void __init setup_arch(char **cmdline_p)
2. {
3.     .....
4.
5.     unflatten_device_tree();
6.
7.     arm_dt_init_cpu_maps();
8.     .....
9. }
```

展开device tree后的第一步就是config core。

in arch/arm/kernel/devtree.c

```

1.  /*
2.   * arm_dt_init_cpu_maps - Function retrieves cpu nodes from the device tree
3.   * and builds the cpu logical map array containing MPIDR values related to
4.   * logical cpus
5.   *
6.   * Updates the cpu possible mask with the number of parsed cpu nodes
7.   */
8.  void __init arm_dt_init_cpu_maps(void)
9.  {
10.     /*
11.      * Temp logical map is initialized with UINT_MAX values that are
12.      * considered invalid logical map entries since the logical map must
13.      * contain a list of MPIDR[23:0] values where MPIDR[31:24] must
14.      * read as 0.
15.      */
16.     struct device_node *cpu, *cpus;
17.     int found_method = 0;
18.     u32 i, j, cpuidx = 1;
19.     u32 mpidr = is_smp() ? read_cpuid_mpidr() & MPIDR_HWID_BITMASK : 0;
20.
21.     u32 tmp_map[NR_CPUS] = { [0 ... NR_CPUS-1] = MPIDR_INVALID };
22.     bool bootcpu_valid = false;
23.     cpus = of_find_node_by_path("/cpus");           ①
24.
25.     if (!cpus)
26.         return;
27.
28.     for_each_child_of_node(cpus, cpu) {
29.         u32 hwid;
30.
31.         if (of_node_cmp(cpu->type, "cpu"))           ②
32.             continue;
33.
34.         pr_debug(" * %s...\n", cpu->full_name);
35.         /*
36.          * A device tree containing CPU nodes with missing "reg"
37.          * properties is considered invalid to build the
38.          * cpu_logical_map.
39.          */
40.         if (of_property_read_u32(cpu, "reg", &hwid)) {    ③
41.             pr_debug(" * %s missing reg property\n",
42.                     cpu->full_name);
43.             return;
44.         }
45.
46.         /*
47.          * 8 MSBs must be set to 0 in the DT since the reg property
48.          * defines the MPIDR[23:0].
49.          */
50.         if (hwid & ~MPIDR_HWID_BITMASK)               ④
51.             return;
52.
53.         /*

```

```

54.      * Duplicate MPIDRs are a recipe for disaster.
55.      * Scan all initialized entries and check for
56.      * duplicates. If any is found just bail out.
57.      * temp values were initialized to UINT_MAX
58.      * to avoid matching valid MPIDR[23:0] values.
59.      */
60.      for (j = 0; j < cpuidx; j++)
61.          if (WARN(tmp_map[j] == hwid, "Duplicate /cpu reg "
62.                  "properties in the DT\n"))
63.              return;
64.
65.      /*
66.       * Build a stashed array of MPIDR values. Numbering scheme
67.       * requires that if detected the boot CPU must be assigned
68.       * logical id 0. Other CPUs get sequential indexes starting
69.       * from 1. If a CPU node with a reg property matching the
70.       * boot CPU MPIDR is detected, this is recorded so that the
71.       * logical map built from DT is validated and can be used
72.       * to override the map created in smp_setup_processor_id().
73.       */
74.      if (hwid == mpidr) {                               ⑤
75.          i = 0;
76.          bootcpu_valid = true;
77.      } else {
78.          i = cpuidx++;
79.      }
80.
81.      if (WARN(cpuidx > nr_cpu_ids, "DT /cpu %u nodes greater than "
82.              "max cores %u, capping them\n",
83.              cpuidx, nr_cpu_ids)) {
84.          cpuidx = nr_cpu_ids;
85.          break;
86.      }
87.
88.      tmp_map[i] = hwid;
89.
90.      if (!found_method)                                   ⑥
91.          found_method = set_smp_ops_by_method(cpu);
92.  }
93.
94.  /*
95.   * Fallback to an enable-method in the cpus node if nothing found in
96.   * a cpu node.
97.   */
98.  if (!found_method)
99.      set_smp_ops_by_method(cpus);                         ⑦
100.
101.  if (!bootcpu_valid) {
102.      pr_warn("DT missing boot CPU MPIDR[23:0], fall back to default cpu_l
logical_map\n");
103.      return;
104.  }
105.
106.  /*

```

```

107.      * Since the boot CPU node contains proper data, and all nodes have
108.      * a reg property, the DT CPU list can be considered valid and the
109.      * logical map created in smp_setup_processor_id() can be overridden
110.      */
111.      for (i = 0; i < cpuidx; i++) {                                ⑧
112.          set_cpu_possible(i, true);
113.          cpu_logical_map(i) = tmp_map[i];
114.          pr_debug("cpu logical map 0x%x\n", cpu_logical_map(i));
115.      }
116.  }

```

①

serach `cpus` node

②

每个cpu sub-node必须有

```
device_type = "cpu";
```

③

每个cpu sub-node必须有 `reg` property

```
reg = <0xffff00>;
```

hwid of core 0 = 0xffff00

hwid of core 1 = 0xffff01

这个格式好像必须与MPIDR register中的format匹配。

④

```
1.  #define MPIDR_HWID_BITMASK 0xFFFFF
```

$\sim$ MPIDR\_HWID\_BITMASK = 0xFF000000

$0xffff00 \& \sim$ MPIDR\_HWID\_BITMASK = 0

$0xffff01 \& \sim$ MPIDR\_HWID\_BITMASK = 0

即

reg = <24-bit>;

只能设置低24 bits(bit 0 to bit 23) (是否意味着当前ARM kernel最多支持24 cores ?)

⑤

MPIDR register中是boot core,boot core被指定为index 0.

⑥

对boot core,并没有设置 `enable-method` , 所以set\_smp\_ops\_by\_method() return 0

对core 1

```

1. static int __init set_smp_ops_by_method(struct device_node *node)
2. {
3.     const char *method;
4.     struct of_cpu_method *m = __cpu_method_of_table;
5.
6.     if (of_property_read_string(node, "enable-method", &method))
7.         return 0;
8.
9.     for (; m->method; m++)
10.        if (!strcmp(m->method, method)) {
11.            smp_set_ops(m->ops);
12.            return 1;
13.        }
14.
15.     return 0;
16. }

```

method = "marvell,pegmatite-apmu-boot"  
in drivers/platform/pegmatite/smp/platsmp.c

```

1. struct smp_operations pegmatite_smp_ops __initdata = {
2.     .smp_prepare_cpus    = pegmatite_smp_prepare_cpus,
3.     .smp_boot_secondary = pegmatite_boot_secondary,
4. #ifdef CONFIG_HOTPLUG_CPU
5.     .cpu_die             = pegmatite_cpu_die,
6.     .cpu_kill            = pegmatite_cpu_kill,
7. #endif
8. };

```

```

1. CPU_METHOD_OF_DECLARE(pegmatite_smp, "marvell,pegmatite-apmu-boot", &pegmatite_smp_ops);

```

global variable in arch/arm/kernel/smp.c

```
static struct smp_operations smp_ops;
```

smp\_ops = pegmatite\_smp\_ops

pegmatite\_smp\_ops中是针对specific CPU core的bootup, 断电等callback.

⑦

这里是针对如下情况

```
1.     cpus {
2.         #address-cells = <0x1>;
3.         #size-cells = <0x0>;
4.
5.         cpu@0 {
6.             device_type = "cpu";
7.             compatible = "arm,cortex-a53";
8.             reg = <0xffff00>;
9.         };
10.
11.        cpu@1 {
12.            device_type = "cpu";
13.            compatible = "arm,cortex-a53";
14.            reg = <0xffff01>;
15.        };
16.        enable-method = "marvell,pegmatite-apmu-boot";
17.    };
```

即 `enable-method` property并不是在特定core中指定，而是对整个 `cpus` 而言的。

⑧

设置"possible cpu"

即 `possible cpu` 是在device tree中指定的cores。