```
1.
            preaudio_clk: preaudioclk {
                compatible = "marvell,pegmatite-clkgen";
 3.
                #clock-cells = <0>;
 4.
                reg = \langle 0 \ 0xf9080100 \ 0 \ 0x8 \rangle;
 5.
                prediv-shift = <25>;
 6.
                clocks = <&system_pll_gate>, <&ref_clk25mhz>;
 7.
                clock-source = <0>;
 8.
                max-divide = \langle 30 \rangle;
 9.
                clock-frequency = <83333333;</pre>
10.
           };
11.
12.
            audio_clk: audioclk {
13.
                compatible = "marvell,pegmatite-clkgen";
14.
                #clock-cells = <0>;
15.
                reg = \langle 0 \ 0xf9080108 \ 0 \ 0x8 \rangle;
16.
                clocks = <&preaudio clk>;
17.
                max-divide = <60>;
18.
                clock-frequency = <1536000>;
19.
           };
20.
21.
            audio_clkgate: audioclkgate {
                compatible = "marvell,pegmatite-clkgate";
22.
23.
                #clock-cells = <0>;
24.
                reg = \langle 0 \ 0xf9080108 \ 0 \ 0x8 \rangle;
25.
                clocks = <&audio clk>;
26.
            };
```

in audio-ddac.c

```
clk = clk_get(&pdev->dev, NULL);
1.
2.
          if(IS_ERR(clk))
3.
          {
4.
              err = PTR_ERR(clk);
              dev_dbg(&pdev->dev, "fail to get clock!\n");
6.
              goto err_handling_3;
          }
8.
          if(clk_prepare_enable(clk))
9.
10.
11.
              dev_dbg(&pdev->dev, "fail to prepare clock!\n");
12.
              clk_put(clk);
13.
              goto err_handling_2;
14.
          }
```

1

这里获取的clk就是pegmatite-clocks.dtsi中的audio\_clkgate.

preaudio clk有两个father,但真正工作时只能是选择其一。

clock-source就用于选择哪个father。

```
ref_clk25mhz: clk25mhz {
 1.
 2.
                compatible = "fixed-clock";
                #clock-cells = <0>;
 3.
                clock-frequency = <25000000>;
 4.
 5.
           };
 6.
 8.
 9.
           system_pll: systempll {
                compatible = "marvell,pegmatite-pll";
10.
11.
                #clock-cells = <0>;
                reg = \langle 0 \ 0xd0621800 \ 0 \ 0x200 \rangle;
12.
13.
                clocks = <&ref_clk25mhz>;
                clock-frequency = <2500000000>;
14.
15.
           };
16.
17.
           system_pll_gate: systempllgate {
18.
                compatible = "marvell,pegmatite-clkgate";
19.
                #clock-cells = <0>;
20.
                reg = \langle 0 \ 0xd0627018 \ 0 \ 0x8 \rangle;
                clocks = <&system_pll>;
21.
22.
                always-used;
23.
           };
```

ref\_clk25mhz是源头,可能是晶振吧,固定提供25M HZ的clock。system\_pll锁相环则把频率提高了100倍,达到了2.5G HZ,可能也是提供给core的clock吧。

system\_pll\_gate的功能就是提供可以对system\_pll开关(gate)的功能,但这里使用了alwaysused property

always-used;

其实就等于gate总是打开的。

in drivers/clk/pegmatite/clkgate.c

```
1.
      static void __init of_pegmatite_clkgate_setup(struct device_node *node)
 3.
 4.
          always_used = of_property_read_bool(node, "always-used");
 5.
 6.
          clk = clk_register(NULL, &gate->hw);
 7.
 8.
          if(WARN_ON(IS_ERR(clk)))
 9.
              goto map_out;
10.
11.
          if (always_used) {
12.
              clk_prepare_enable(clk);
13.
14.
          of_clk_add_provider(node, of_clk_src_simple_get, clk);
15.
16.
17.
18.
```

# 这样到preaudio clk的时候,如果

```
clocks = <&system_pll_gate>, <&ref_clk25mhz>;
clock-source = <0>;
```

# 则选择的是2.5G HZ的system\_pll。

#### 如果

```
clocks = <&system_pll_gate>, <&ref_clk25mhz>;
clock-source = <1>;
```

#### 则选择的是25M HZ的ref clk25mhz。

preaudio\_clk和audio\_clk都用来分频,即降低频率。

### preaudio\_clk

### 6270 Programmer Guide有如下描述

The maximum frequency for this clock is **625 MHz**. It is important to ensure that the configuration settings for this clock result in an output frequency less than this value.

in drivers/clk/pegmatite/clkgen.c/of\_pegmatite\_clkgen\_setup() function

```
1.
           * clock-frequency can be set to enable a default clock rate for the clo
      ck
 3.
           */
 4.
          if (of_property_read_u32(node, "clock-frequency", &default_rate)) {
 5.
               default rate = 0;
 6.
          }
 7.
 8.
          clk_base = of_iomap(node, 0);
 9.
          if(WARN_ON(!clk_base))
10.
               goto free_out2;
11.
12.
          init->name = kasprintf(GFP_KERNEL, "%s", node->name);
13.
          init->ops = &pegmatite clkgen ops;
14.
          init->flags = 0;
15.
          parent_clk = of_clk_get(node, gen->clock_source);
16.
          parent_name = __clk_get_name(parent_clk);
                                                                     (3)
17.
          init->parent_names = &parent_name;
                                                                     (4)
18.
          init->num_parents = 1;
19.
20.
          gen->hw.init = init;
21.
          gen->config = clk_base;
22.
          val = readl(gen->config);
                                                                     (5)
          val &= (SRCSEL_MASK << SRCSEL_SHIFT);</pre>
23.
24.
          val |= (gen->clock_source & SRCSEL_MASK) << SRCSEL_SHIFT;</pre>
25.
          writel(val, gen->config);
26.
27.
          clk = clk_register(NULL, &gen->hw);
28.
          if(WARN_ON(IS_ERR(clk)))
29.
               goto map_out;
30.
31.
          of_clk_add_provider(node, of_clk_src_simple_get, clk);
32.
33.
34.
           * If a default rate was specified in the device tree, set it here
           * If this clock can be gated, setting the default rate does not ungate
35.
      it
           */
36.
37.
          if(default_rate > 0)
                                                                     6
               clk_set_rate(clk, default_rate);
38.
```

#### (1)

#### 对应dts中的

clock-frequency = <83333333>;

(2)

```
1.  /*
2.     * Some clocks have multiple possible clock sources
3.     */
4.     if (of_property_read_u32(node, "clock-source", &gen->clock_source)) {
          gen->clock_source = 0;
6.     }
```

## 那么这里就是

```
parent_clk = of_clk_get(node, 0);
```

3

```
clocks = <&system_pll_gate>, <&ref_clk25mhz>;
```

这里取得的clock name就是system\_pll\_gate的name。

4

虽然有两个father,但当前正工作的只有一个,其中一个。

(5)

# 下面几行code就是去设置SRCSEL bit

Clock Source Select

Selects the source for the clock generator

0: System PLL Clock

1: 25MHz reference clock

6

```
clk_set_rate(clk,83333333);
```