

in pegmatite-clocks.dtsi

```
1.     preaudio_clk: preaudioclk {
2.         compatible = "marvell,pegmatite-clkgen";
3.         #clock-cells = <0>;
4.         reg = <0 0xf9080100 0 0x8>;
5.         prediv-shift = <25>;
6.         clocks = <&system_pll_gate>, <&ref_clk25mhz>;
7.         clock-source = <0>;
8.         max-divide = <30>;
9.         clock-frequency = <83333333>;
10.    };
11.
12.    audio_clk: audioclk {
13.        compatible = "marvell,pegmatite-clkgen";
14.        #clock-cells = <0>;
15.        reg = <0 0xf9080108 0 0x8>;
16.        clocks = <&preaudio_clk>;
17.        max-divide = <60>;
18.        clock-frequency = <1536000>;
19.    };
20.
21.    audio_clkgate: audioclkgate {
22.        compatible = "marvell,pegmatite-clkgate";
23.        #clock-cells = <0>;
24.        reg = <0 0xf9080108 0 0x8>;
25.        clocks = <&audio_clk>;
26.    };
```

in audio-ddac.c

```
1.     clk = clk_get(&pdev->dev, NULL);    ①
2.     if(IS_ERR(clk))
3.     {
4.         err = PTR_ERR(clk);
5.         dev_dbg(&pdev->dev, "fail to get clock!\n");
6.         goto err_handling_3;
7.     }
8.
9.     if(clk_prepare_enable(clk))
10.    {
11.        dev_dbg(&pdev->dev, "fail to prepare clock!\n");
12.        clk_put(clk);
13.        goto err_handling_2;
14.    }
```

①

这里获取的clk就是pegmatite-clocks.dtsi中的audio_clkgate.

preaudio_clk有两个father，但真正工作时只能是选择其一。

```
clock-source = <0>;
```

clock-source就用于选择哪个father。

```
1.  ref_clk25mhz: clk25mhz {
2.      compatible = "fixed-clock";
3.      #clock-cells = <0>;
4.      clock-frequency = <25000000>;
5.  };
6.
7.  .....
8.
9.  system_pll: systempll {
10.      compatible = "marvell,pegmatite-pll";
11.      #clock-cells = <0>;
12.      reg = <0 0xd0621800 0 0x200>;
13.      clocks = <&ref_clk25mhz>;
14.      clock-frequency = <2500000000>;
15.  };
16.
17.  system_pll_gate: systempllgate {
18.      compatible = "marvell,pegmatite-clkgate";
19.      #clock-cells = <0>;
20.      reg = <0 0xd0627018 0 0x8>;
21.      clocks = <&system_pll>;
22.      always-used;
23.  };
```

ref_clk25mhz是源头，可能是晶振吧，固定提供25M HZ的clock。system_pll锁相环则把频率提高了100倍，达到了2.5G HZ,可能也是提供给core的clock吧。

system_pll_gate的功能就是提供可以对system_pll开关(gate)的功能，但这里使用了always-used property

```
always-used;
```

其实就等于gate总是打开的。

in drivers/clock/pegmatite/clkgate.c

```

1. static void __init of_pegmatite_clkgate_setup(struct device_node *node)
2. {
3.     .....
4.
5.     always_used = of_property_read_bool(node, "always-used");
6.
7.     clk = clk_register(NULL, &gate->hw);
8.     if(WARN_ON(IS_ERR(clk)))
9.         goto map_out;
10.
11.     if (always_used) {
12.         clk_prepare_enable(clk);
13.     }
14.
15.     of_clk_add_provider(node, of_clk_src_simple_get, clk);
16.
17.     .....
18. }

```

这样到preaudio_clk的时候，如果

```

clocks = <&system_pll_gate>, <&ref_clk25mhz>;
clock-source = <0>;

```

则选择的是2.5G HZ的system_pll。

如果

```

clocks = <&system_pll_gate>, <&ref_clk25mhz>;
clock-source = <1>;

```

则选择的是25M HZ的ref_clk25mhz。

preaudio_clk和audio_clk都用来分频，即降低频率。

preaudio_clk

6270 Programmer Guide有如下描述

```

The maximum frequency for this clock is 625 MHz. It is important to ensure that
the configuration settings for this clock result in an output frequency less
than this value.

```

in drivers/clk/pegmatite/clkgen.c/of_pegmatite_clkgen_setup() function

```

1.  /*
2.  * clock-frequency can be set to enable a default clock rate for the clo
ck
3.  */
4.  if (of_property_read_u32(node, "clock-frequency", &default_rate)) {
5.      ① default_rate = 0;
6.  }
7.
8.  clk_base = of_iomap(node, 0);
9.  if(WARN_ON(!clk_base))
10.     goto free_out2;
11.
12.  init->name = kasprintf(GFP_KERNEL, "%s", node->name);
13.  init->ops = &pegmatite_clkgen_ops;
14.  init->flags = 0;
15.  parent_clk = of_clk_get(node, gen->clock_source); ②
16.  parent_name = __clk_get_name(parent_clk); ③
17.  init->parent_names = &parent_name; ④
18.  init->num_parents = 1;
19.
20.  gen->hw.init = init;
21.  gen->config = clk_base;
22.  val = readl(gen->config); ⑤
23.  val &= ~(SRCSEL_MASK << SRCSEL_SHIFT);
24.  val |= (gen->clock_source & SRCSEL_MASK) << SRCSEL_SHIFT;
25.  writel(val, gen->config);
26.
27.  clk = clk_register(NULL, &gen->hw);
28.  if(WARN_ON(IS_ERR(clk)))
29.     goto map_out;
30.
31.  of_clk_add_provider(node, of_clk_src_simple_get, clk);
32.
33.  /*
34.  * If a default rate was specified in the device tree, set it here
35.  * If this clock can be gated, setting the default rate does not ungate
it
36.  */
37.  if(default_rate > 0) ⑥
38.     clk_set_rate(clk, default_rate);

```

①

对应dts中的

```
clock-frequency = <83333333>;
```

②

```
1.      /*
2.      * Some clocks have multiple possible clock sources
3.      */
4.      if (of_property_read_u32(node, "clock-source", &gen->clock_source)) {
5.          gen->clock_source = 0;
6.      }
```

那么这里就是

```
parent_clk = of_clk_get(node, 0);
```

③

```
clocks = <&system_pll_gate>, <&ref_clk25mhz>;
```

这里取得的clock name就是system_pll_gate的name。

④

虽然有两个father，但当前正工作的只有一个，其中一个。

⑤

下面几行code就是去设置SRCSEL bit

Clock Source Select

Selects the source for the clock generator

0: System PLL Clock

1: 25MHz reference clock

⑥

```
clk_set_rate(clk, 83333333);
```