Inside Memory Layout,₁₄

Based on Marvell SDK for Basalt SoC Walter Zhou

walterzh@marvell.com 2015-02-24

eROM

The SoC's bootcode is in 0xF70X,XXXX Load ELF from USB printer channel to the high-end of physical memory.

pBufferMem = DRAMLoadAddr(be32_to_cpu(size));

(g_PlatformMemSize – (1000000 + \mathbf{X} + 0x100)) & 0xffffff00

X is elf size

Bootcode ROM info

\$ readelf -| BOOTCODE_ROM.elf

Elf file type is EXEC (Executable file)

Entry point 0xf7000000

There are 4 program headers, starting at offset 52

Program Headers:

Type	Offset	VirtAddr	PhysAddr	FileSiz	MemSiz	Flg Align
LOAD	0x008000	0xf7000000	<u>0xf7000000</u>	0x0a904	0x0a904	R E 0x8000
LOAD	0x013370	0xf7203370	0xf700a908	0x003b0	0x003b0	RW 0x8000
LOAD	0x018100	0xf7200100	0xf7200100	0x02dc0	0x0326c	RW 0x8000
LOAD	0x020000	0xff200000	0xff200000	0x0006c	0x0006c	RW 0x8000

Section to Segment mapping:

Segment Sections...

00 .vectors .text .ram.text .rodata .rodata.str1.4 .glue 7 .mpu.text


01 .data

02 .lcm .bss

03 .lcmNonCache

Bootcode ROM info

```
MEMORY
/* ram (wx) : ORIGIN = 0x000000, LENGTH = 128K */
/* main processor ROM */
 rom(rx): ORIGIN = 0xF7000000, LENGTH = 64k
/* M3 processor RAM */
 tcm (wx) : ORIGIN = 0xF7100000 , LENGTH = 8K
/* main processor RAM */
/* put the TABLE of key VARs into noncache space. Allows m3 to get access to the
   address */
 IcmNonCache (wx): ORIGIN = 0xFF200000, LENGTH = 256
 Icm (wx)
             : ORIGIN = 0xF7200100 , LENGTH = 128K
SS MemMapROM.ld
```



LoadELF() copy the text and data in the ELF file to the specific address according to "Program Header"

CodeDstAddr = secHeader.sh_addr; codeSrcAddr = imageStartAddr + secHeader.sh_offset;

MEMCPY(codeDstAddr, codeSrcAddr, secHeader,sh_size);

ELF info

\$ readelf —I marvell_6110_mfp_sdk-debug_stripped.elf

Elf file type is EXEC (Executable file) Entry point 0x0 There are 3 program headers, starting at offset 52


Program Headers:

Type	Offset	VirtAddr	PhysAddr	FileSiz	MemSiz	Flg Ali	gn
EXIDX	0xb94578	0x00b94478	0x00b94478	0x3cd88	0x3cd88	R	0x4
LOAD	0x000100	0x0000000	0x0000000	0xc82690	0xfe702c	RWE	0x100
LOAD	0xc827a0	0x00fe7040	0x00fe7040	0x21d212	0x21d212	R	0x20

Section to Segment mapping:

Segment Sections...

- 00 .ARM.exidx
- 01 vectors text .test .ARM.extab .ARM.exidx data bss icache align
- 02 rodata



The ELF loader in eROM only copy the Program part from ELF image to address 0.

But how to arrange memory layout in the "ELF Program"?

CodeDstAddr = 0; codeSrcAddr = imageStartAddr + secHeader.sh_offset;


 $\mathsf{MEMCPY}(\mathbf{0}, \mathsf{codeSrcAddr}, \mathbf{0xfe702c});$

\$ readelf -S marvell_6110_mfp_sdk-debug_stripped.elf There are 12 section headers, starting at offset 0xe9fa3c:

Section Headers:


```
[Nr] Name
                           Addr Off Size ES Flg Lk Inf Al
                Type
                            0000000 000000 000000 00
                 NULL
[0]
[ 1] vectors
                 PROGBITS 00000000 000100 000020 00 AX 0 0 4
                 PROGBITS 00008000 008100 b31a70 00 WAX 0 0 256
[ 2] text
[ 3] .test
                PROGBITS 00b39a70 b39b70 0000fc 00 WA 0 0 4
[4] .ARM.extab PROGBITS 00b39b9c b39c9c 05a8dc 00 A 0 0 4
[5].ARM.exidx ARM EXIDX 00b94478 b94578 03cd88 00 AL 2 0 4
                PROGBITS
                            00bd1200 bd1300 0b1490 00 WA 0 0 32
[ 6] data
[7] bss
                           00c826a0 c82790 36498c 00 WA 0 0 32
                NOBITS
                PROGBITS 00fe7040 c827a0 21d212 00 A 0 0 32
[8] rodata
[9].ARM.attributes ARM ATTRIBUTES 00000000 e9f9b2 00002d 00
                            00b39b80 b39c80 00001c 00 AX 0 0 4
 [10] icache align PROGBITS
[11] .shstrtab
                           00000000 e9f9df 00005c 00
                STRTAB
Key to Flags:
W (write), A (alloc), X (execute), M (merge), S (strings)
 I (info), L (link order), G (group), T (TLS), E (exclude), x (unknown)
```


O (extra OS processing required) o (OS specific), p (processor specific)




```
MEMORY
  ram (rwx) : ORIGIN = 0x0, LENGTH = 64M
  spi (rx) : ORIGIN = 0xfe000000, LENGTH = 16M
OUTPUT ARCH(arm)
ENTRY(reset)
EXTERN(reset) /* make sure this gets linked in */
SECTIONS
  spibase:
    BSPI BASE = .;
  } > spi
  /* Place vector table at offset 0x0 */
  vectors 0x0:
    *(.text.vectors)
  } > ram
```

Please refer to buildtools/memory map.ld linker script.








memmgr init


- memInitMemory(freeMemoryStart, memAvailable);
- memInitUncached(hwGetUncachedRamStartAddress() , hwGetUncacheRamSize())

hwGetUncachedRamStartAddress() is 255M hwGetUncacheRamSize() is 1M



```
void *mv sbrk(int size)
  void *ptr = 0;
  if (sbrk_top == 0)
    sbrk top = sbrk base;
  if (size > 0)
    if ((uintptr_t)sbrk_top + size <= (uintptr_t)sbrk_top_max)</pre>
       ptr = sbrk top;
//#ifdef DEBUG
       memset(ptr, 0xCD, size); // set the memory to a known pattern DAB
//#endif
       sbrk top = (char*)ptr + size;
       return ptr;
    return (void *) MFAIL;
  else if (size < 0)
    return (void *) MFAIL;
  else
    return sbrk_top;
  return 0; // compiler warning bug! DAB
```

```
// initialize the heap starting at base for size bytes.
void mv_sbrk_init(void *base, size_t size)
{
    sbrk_top = 0; // Necessary to allow subheap creation to succeed! DAB sbrk_base = base;
    sbrk_top_max = (char *) base + size;
}
```



memmgr needs synchronization mechanisms provided by threadx OS

```
#include <tx_api.h>
#define MLOCK_T TX_MUTEX


#define INITIAL_LOCK(I) tx_mutex_create(I, "dlmalloc mutex", TX_NO_INHERIT)

#define ACQUIRE_LOCK(I) tx_mutex_get(I, TX_WAIT_FOREVER)

#define RELEASE_LOCK(I) tx_mutex_put(I)
```

Notes: If you want to port dimalloc to other OS, you need define the upper macros!

Memory Limiter



mlimiter t


```
struct mlimiter s
                                                                                                   uint32_t active;
                                                                                                                       /**< active limiter
                                                                                                                   set by mlimiter_start() mlimiter_stop()
  void *ms;
                      /**< This value must be first. ms represents the
                                                                                                                  inactive limiters can still have memory but
                  memory manager "mspace," or rather, the heap.
                                                                                                                   allocations out of an inactive limiter will
                  In most cases this will be the base system heap. */
                                                                                                                   have a high probability of being out of memory.
                                                                                                                  */
  uint32 t max;
                       /**< The maximum number of bytes the user of this
                  limiter can allocate. Allocations used in
                                                                                                    uint32_t current;
                                                                                                                      /**< Current in use bytes (bytes allocated in
                  conjunction with this limiter will fail once
                                                                                                                  conjunction with this limiter).
                  the allocations made with this limiter reach
                                                                                                                  read only!
                  this limit. This is the active maximum.
                  Note it is possible that the max is lower than the
       current,
                  this happens when a pool is shrunk ie has its limit
                                                                                                    uint32_t high_water; /**< The limiter's high water mark, in bytes.
       lowered.
                                                                                                                  This value represents the highest number of bytes
                 */
                                                                                                                  allocated at one time in conjunction with this
                                                                                                                  limiter.
  uint32 t highest max; /**< max will always be <= highest max,
                                                                                                                  read only!
                  the maximum amount of memory needed. */
  uint32 t lowest max; /**< max will always be >= lowest max,
                  the miniumum amount of memory needed.
                                                                                                    mlimiter_t *parent; /**< This value represents the limiter's parent.
                  A parent limiter will reserve lowest_max,
                                                                                                                  if NULL this is a base/parent heap.
                  this will never be available to its children.
                                                                                                                  one level of childred only,
                 */
                                                                                                                  set at startup time read only afterwards.
                                                                                                                  */
  mlimiter_low_memory_strategy_t strategy; /**< null or a callback on
       memory
```

};

mlimiter_config.c

```
III syslimiter always at position 1
   .ms = 0,
   .max = 0xffffffff,
   .lowest_max = 0x200000, // 2 meg minimum must be left over for system heap, Reserve.
   .strategy = 0, // must stay 0, assert based
   .active = 0,
   .current = 0,
   .high_water = 0,
   .parent = 0,
 },
/// print
   .ms = 0, // set at runtime
   .max = 0, // set at runtime
   .highest_max = 0xffffffff, // as much as possible
   .lowest max = 0x100000,
                            // minimum ram
   .strategy = print_low_memory_strategy, // may have a low memory strategy
   active = 0
                     // set at runtime
   .current = 0, // set at runtime
   .high_water = 0, // set at runtime
   .parent = 0, // set at runtime, will be syslimiter
 },
```

"syslimiter" init



```
sysHeap = create_mspace(size, 1);
 ASSERT(sysHeap != 0);
 sysLimiter = mlimiter_by_name("syslimiter");
 ASSERT(sysLimiter);
 sysLimiter->ms = sysHeap;
 sysLimiter->max = size;
 sysLimiter->highest max = size;
                                   size is memAvailable
 sysLimiter->strategy = 0;
 sysLimiter->active = 1;
 sysLimiter->current = 0;
 sysLimiter->high water = 0;
 sysLimiter->parent = 0;
```

sub-limiter init

```
ASSERT(size > sysLimiter->lowest_max);
 size -= sysLimiter->lowest max;
 // initialize all the limiters.
 int i=2;
 mlimiter_t *lim = mlimiter_by_index(i);
 for (;lim; lim = mlimiter_by_index(++i))
    lim->ms = sysHeap;
    lim->max = size > lim->max ? lim->max : size;
    lim->parent = sysLimiter;
```

dump limiter

CMD==> memory limiter

LIM [uncached] (00c884e4)

: .ms 0x0ff00008 max 01039360

: h_max 01039360 l_max 01039360 strategy 0x00000000

: active 00000000 parent 0x00000000

: highwater 00045744 current 00045696

LIM [syslimiter] (00c88508)

: .ms 0x013fc1e0 max 246422056

: h_max 246422056 l_max 02097152 strategy 0x00000000

: active 00000001 parent 0x00000000

: highwater 02099128 current 02051192

LIM [sys_retry_forever] (00c8852c)

: .ms 0x013fc1e0 max 02097152

: h_max 02097152 I_max 00065536 strategy 0x00663e44

: active 00000001 parent 0x00c88508

: highwater 00002064 current 00000000

LIM [print] (00c88550)

: .ms 0x013fc1e0 max 00000000

: h_max -0000001 l_max 01048576 strategy 0x003920e4

: active 00000000 parent 0x00c88508

: highwater 00000000 current 00000000

LIM [ipage_print] (00c88574)

: .ms 0x013fc1e0 max 244324904

: h_max -0000001 l_max 01048576 strategy 0x003920e4

: active 00000000 parent 0x00c88508

: highwater 00000000 current 00000000

LIM [scan] (00c88598)

: .ms 0x013fc1e0 max 241818152

: h max -0000001 l max 01048576 strategy 0x00000000

active 00000000 parent 0x00c88508

: highwater 00000000 current 00000000

LIM [fax] (00c885bc)

: .ms 0x013fc1e0 max 00000000

: h_max 08388608 I_max 00000000 strategy 0x00663c70

: active 00000000 parent 0x00c88508

: highwater 00000000 current 00000000

LIM [thumbnails] (00c885e0)

: .ms 0x013fc1e0 max 00000000

: h_max 08388608 I_max 01048576 strategy 0x00663c70

: active 00000000 parent 0x00c88508

: highwater 00000000 current 00000000

LIM [network] (00c88604)

: .ms 0x013fc1e0 max 00409600

: h_max 00409600 l_max 00262144 strategy 0x00663c70

: active 00000001 parent 0x00c88508

: highwater 00025552 current 00025552

LIM [kinoma] (00c88628)

: .ms 0x013fc1e0 max 00000000

: h_max 16777216 l_max 02097152 strategy 0x00663c70

: active 00000000 parent 0x00c88508

: highwater 00000000 current 00000000

memory allocation

```
void* mspace_malloc(mlimiter_t *lim, size_t bytes) {
 assert(lim);
 mstate ms = (mstate)lim->ms;
 . . . . . .
 if (!PREACTION(ms)) {
  void* mem = 0;
  size_t nb = (bytes < MIN_REQUEST)? MIN_CHUNK_SIZE :
   pad_request(bytes);
  if (lim->max < lim->current + nb) {
     goto postaction;
```

When relevel memory?

- 1. mlimiter_start()
- Mlimiter_stop()
- printer_low_memory_strategy()

```
void mlimiter relevel memory( mlimiter t *limiter )
{
  uint32 t current; // Sum of all active limiters MAX(minimums, current)
  uint32 t min;
                   // Sum of all active limiters minimums
  uint32 t max;
                   // Sum of all active limiters maximums
  mlimiter_t *sys_lim;
       .....
  mlimiter job current(&max, &current, &min);
  else
    // Memory exists beyond minimums - and current allocations.
    // Decide how to share this memory
    mlimiter_assign_available_memory( sys_lim->max - current, true );
```

"relevel" algorithm


```
pending factories is how many active sub-
fair_share = pool / pending_factories;
                                             limiters?
                                             min_spread is the minimum allocable
                                             memory of the specific sub-miniter
                                             min_assignment is the allocated memory
                                             min spread = lim->highest max - min assignment;
    if (fair share > min spread)
       // There is more available for this factory than it needs
       next lim->max = next lim->highest max;
       pool -= next lim->highest max - min assignment;
    else
       // This factory wants more than its equal share
       next lim->max = min assignment + fair share;
       pool -= fair share;
       all at max = false;
```

overview

vector	
SVC stack(0x4000-0x8, startup.S)	stack
4K for ttb	
	code start
ELF program part	
	end
FIQ stack	
IRQ stack	
Timer stack	
Posix owned	
Owned by memmgr	
1M uncached memory	

Memory Layout in Low Power Mode





M3 executables

There are 2 executables for LPP (M3).

- 1. lpp_ucode_boot_bin
- 2. lpp_ucode_bin

```
lpp_ucode_boot_bin is created by lpp_boot.S
```

```
Ipp_ucode_bin is created by marvell_6110_lowpower_release.elf
```

lpp_ucode_boot_bin

The code in TCM (lpp_boot.S) is very simple,


It only set MPU registers of M3 and then jump to the code in LCM (lpp_ucode_bin)

M3 TCM layout (lpp_ucode_boot.bin)

0xFF10,0000


(R4)

TCM size is 8K




0x2000

M3 TCM code layout



M3 TCM layout (lpp_ucode.bin)




data & bss

\$ nm marvell_6110__lowpower-release.elf | sort

```
00001000 B bss
00001000 B bss start
00001000 b hw_config_table
00001000 B _stack_top
00001014 b blink.5543
00001018 b cp blink
0000101c b cp_active
00001020 b cp_ack
00001024 b wake mode
00001028 b lpp_main_flags
0000102c b task immediate
00001030 b task list
```

.

M3 memory layout (LCM)



How R4 transfers to M3

- 1. R4 load lpp_ucode_boot_bin to TCM (R4 view, 0xFF10,0000)
- 2. R4 load lpp_ucode_bin to LCM(R4 view, 0xFF20,0000)
- 3. R4 save all registers (in all kinds of modes) to the stack (R4 stack)
- 4. R4 set PIVR3_R4_SHUTING_DOWN flag, save current SP into PIVR1, write Warm_Boot_Entry address in PIVR0

How R4 transfers to M3

- 5. R4 set PIBR flags
- 6. R4 set M3CR register, make LOAD_M3_TCM = 0 and SOFTRESET_M3 = 0 (M3 start to run)
- 6.1 M3 will modify the flags in PIBR
- 7. R4 read the mailbox value in PIBR
- If mailbox value == 2, PIVR3 = 0x22(PIVR3_R4_DOWN) and clear the mailbox value in PIBR
- 8. R4 run WFI, enter "close" state

Crash Scenario 1

R0=0xEA195989

R1=0x00DBB578

R2=0x00000000

R3=0xEA195989

R4=0x016075E0

R5=0x00000000

R6=0x00000000

R7=0x00000000

R8=0x00000000

R9=0x00000000

R10=0x00DB23F8

R11=0x00DBB4FC

R12=0x00DBB500

R13=0x0000F260

R14=0x006475CC

R15=0x00656674

DFSR=0x00000000

DFAR=0xEA195989

IFSR=0x00000000

IFAR=0x00000000

backtrace:

0x006475C4 (exception)

0x00648E58

0x0005DF34

0x002C5294

0x002C591C

0x002B8AE0

0x009FF890

0x009F78FC

abort isr

```
oem/marvell/marvell 6110 mfp sdk/init/src/startup.S
abort isr:
  STMDB sp,{r0-r15} // store regs before modifying
  MOV r0,lr // pass exception's Ir as subroutine param
  BL print debug info // call subroutine to output debug info
  LDR r0, abort isr str <=== load "***abort isr***" string
  BL print string
  SUB r0,sp,#64 // restore regs r0-r14
  LDM r0,{r0-r14}
  B uart_string_exit
       abort_isr
  b
abort isr str:
                                    Occur when program try to access the
  .word ABT string
                                               invalid address
ABT string:
.string "\n\r***abort isr***\n\r"
```

Call Stack

backtrace:

0x006475C4 (exception)

0x00648E58

0x0005DF34

0x002C5294

0x002C591C

0x002B8AE0

0x009FF890

0x009F78FC

It seems call stack has not been destroyed. Why?

Because the addresses in backtrace are located in text segment.

arm-marvell-eabi-nm marvell_6110_mfp_sdk-debug.elf | sort | > symbol.txt

```
00000000 a FP OFFSET
00000000 T reset
00000013 a ENABLE CPSR
00000013 a INITIAL CPSR
0000003f a INT MASK
00000092 a IRQ MODE
00000093 a DISABLE CPSR
00000093 a DISABLE CPSR
00000093 a SVC MODE
000000d1 a FIQ_MODE
000000d2 a IRQ MODE
000000d3 a SVC MODE
00003ff8 A stack
```

"t" The symbol is in the text (code) section.

T --- export symbol

Search 00648E58

```
00647ba4 t _float

0064834c t _getnum

006483e0 T vfstrfmt <=== 00648E58

00649064 t _sprintf

006490a0 T strfmt


00649160 t strfmt_test
```

Search 0005DF34

```
0005deb4 T dbg_printf<=== 0005DF34
0005df8c t _stdout
0005e050 T dbg_sync
```

Search

```
0x002C5294
0x002C591C
```



How to locate the bug

```
2c5234:
           e51b102c
                         ldr
                              r1, [fp, #-44]
2c5238:
           ebffa395
                        bl
                              2ae094 <ipp add attr group>
2c523c:
           e51b002c
                              r0, [fp, #-44]
                         ldr
2c5240:
           e3a01001
                         mov
                                r1, #1; 0x1
                             2ae33c <ipp free attr group>
2c5244:
          ebffa43c
                        bl
                               2c5870 <ipp create response attributes+0x7e0>
2c5248:
          ea000188
                         b
2c524c:
           e51b0b10
                              r0, [fp, #-2832]
                         ldr
                              2c5e44 < <u>is ipp faxout</u>>
2c5250:
           eb0002fb
                         bl
                                                          <=== identifier
2c5254:
           e1a03000
                                r3, r0
                         mov
                                r3, #0; 0x0
2c5258:
           e3530000
                         cmp
2c525c:
           0a000019
                                2c52c8 <ipp create response attributes+0x238>
                         bea
2c5260:
          e59f3624
                         ldr
                              r3, [pc, #1572]; 2c588c < ipp create response attributes + 0x7fc >
2c5264:
                               r2, [r3, #180]
           e59320b4
                         ldr
2c5268:
           e3013005
                         movw r3, #4101
                                              ; 0x1005
2c526c:
           e0023003
                                r3, r2, r3
                         and
2c5270:
           e3530000
                         cmp
                                r3, #0 ; 0x0
2c5274:
          0a000007
                                2c5298 <ipp create response attributes+0x208>
                         bea
2c5278:
          e51b3028
                         ldr
                               r3, [fp, #-40]
2c527c:
                              r2, [r3]
           e5932000
                         ldr
2c5280:
           e51b3028
                         ldr
                              r3, [fp, #-40]
2c5284:
           e5933004
                              r3, [r3, #4]
                         ldr
2c5288:
           e59f0600
                         ldr
                              r0, [pc, #1536]; 2c5890 < ipp create response attributes + 0x800 >
2c528c:
           e1a01002
                         mov r1. r2
2c5290:
           e1a02003
                                r2, r3
                         mov
                              5deb4 <dbg printf> <=== 0x002C5294, the invocation will crash
2c5294:
           ebf66306
                         bl
2c5298:
          e51b3b10
                         ldr
                              r3, [fp, #-2832]
2c529c:
           e593202c
                              r2, [r3, #44]
                         ldr
```

How to locate the bug

```
void ipp create response attributes(ipp request t *ipp req)
  ipp cntxt t *cntxt = ipp req->ipp ctxt;
  ASSERT(cntxt);
  ipp attr grp t *grp;
  ASSERT(ipp req);
    case IPP OPID GET JOB ATTR:
    case IPP OPID PRINT JOB:
    case IPP OPID CREATE JOB:
    case IPP OPID SEND DOCUMENT:
    case IPP OPID CLOSE JOB:
      // In the future, we should move print service job attributes into the hash table, but now, we
      // have to fork to handle print and faxout. (I don't want impact the original code violently)
      II
      if(is_ipp_faxout(ipp_req))
         DBG VERBOSE("requested attributes = (%d, %s)\n", requested attributes-
   >num req attr, requested attributes->req attr str); <=== make crash
         grp = faxout job attributes(cntxt, ipp_req->job_id, ipp_req->ipp_status,
   requested attributes);
```

root cause

Search 0x006475C4 (exception)

```
00647564 < str>:
 647564:
            e1a0c00d
                         mov
                               ip, sp
 647568:
            e92dd800
                         push
                              {fp, ip, lr, pc}
 64756c:
            e24cb004
                               fp, ip, #4
                         sub
                                           ; 0x4
 647570:
            e24dd020
                         sub
                               sp, sp, #32
                                           ; 0x20
 647574:
            e50b0020
                               r0, [fp, #-32]
                         str
 647578:
            e50b1024
                         str
                               r1, [fp, #-36]
 64757c:
            e50b2028
                         str
                               r2, [fp, #-40]
            e51b3028
 647580:
                         ldr
                               r3, [fp, #-40]
 647584:
            e3530000
                              r3, #0; 0x0
                         cmp
 647588:
            0a000004
                               6475a0 < str+0x3c>
                         beq
 64758c:
            e3a03001
                              r3, #1; 0x1
                         mov
 647590:
            e50b3018
                               r3, [fp, #-24]
                         str
            e3a03000
                         mov r3, #0; 0x0
 647594:
 647598:
            e50b3010
                         str
                               r3, [fp, #-16]
 64759c:
            ea000012
                               6475ec < str+0x88>
 6475a0:
            e3a03000
                         mov r3, #0; 0x0
 6475a4:
            e50b3018
                               r3, [fp, #-24]
                         str
            e51b3020
                               r3, [fp, #-32]
 6475a8:
                         ldr
 6475b8:
            e2833001
                         add
                               r3, r3, #1
                                           ; 0x1
 6475bc:
            e50b3018
                               r3, [fp, #-24]
                         str
 6475c0:
            e51b3010
                               r3, [fp, #-16]
                         ldr
 6475c4:
            e5d33000
                         ldrb
                               r3, [r3] <=== this instruction make system crash, [r3] point to
     invalid address
 6475c8:
            e3530000
                         cmp r3, #0 : 0x0
            03a03000
 6475cc:
                                     r3, #0; 0x0
                         moveq
```

Crash Scenario 2

backtrace:

0x00F8D7E4 (exception)

0x00000AD

abort isr

The stack has been destroyed!

Search hints

0x00f8d8a8 unirast_tx_thread

0x00f8d740 unirast_stack

0x00F8D7E4 is near unirast_stack symbol

Some thread(s) has destroyed the thread stack of urf parser, make urf parser crash

```
static int cdma_test(void)
    uint32_t start1, start2, end1, end2, test_size = DMA_TEST_SIZE, i;
    bool flag = FALSE;
    cdma_handle_t *handle = NULL;
    CDMA_CONFIG MyCfg;
    uint8_t *destbuf, *srcbuf;
    int result = 0;
    while(1)
    destbuf = (uint8_t *)MEM_MALLOC_ALIGN((sizeof(uint8_t) * DMA_TEST_SIZE),
    cpu get dcache line size());
    if(destbuf)
                break;
    tx_thread_sleep(20);
<u>JNIT_TEST("cdma", cdma_test)'</u>
```


```
#define UNIT_TEST(g, fn) static struct utest_ent utest_##fn
    __attribute__((__section__(".utest"))) __attribute__((used)) = {fn, #fn, g}

For example:
```

UNIT_TEST("cdma", cdma_test);


```
> static struct utest_ent utest_cdma
__attribute__((__section__(".utest"))) __attribute__((used)) =
{cdma_test, "cdma_test", "cdma"};
```

```
struct utest_ent{
    utest_t fn;
    char *name;
    char *group;
};
```



In the linker script --- memory_map.ld

```
/* Add below for unit test code */
.test : {
                                             All utest ent entries
                                            created by UNIT_TEST
     *(.utest0)
     *(.utest1)
                                          maero is in .test segment.
     *(.utest)
                                          The .utest0 is the header of
     utest_end_sym = .;
                                             the segment, and the
                                          utest end sym is the tail of
 } > ram
                                                 the segment
```



Reference

Linker script introduction: <Linker Editor Chinese Edition>, http://wzhou1997.0catch.com/translation/Linker-Editor.pdf

ELF format analyse document:

http://wzhou1997.0catch.com/Linux/Kernel/obj-file-relocation.pdf http://wzhou1997.0catch.com/Linux/Kernel/symbol-analyse.pdf

ELF loader introduction

http://pan.baidu.com/s/1jGEFZzo

Q & A