# 目录

实验一 全加器的设计

实验二 模可变计数器的设计

实验三 序列信号发生和检测器设计

实验四 交通灯控制

实验五 多功能数字钟设计

实验六 综合实验设计——VGA 数字钟

### 实验一 全加器的设计

#### (一) 实验目的

以四位二进制全加器为例熟悉利用 Quartus II 的原理图输入方法和文本输入法设计简单组合电路; 学习多层次工程的设计方法。

#### (二) 实验要求

- (1)用文本方法实现一位全加器,再采用层次设计法用原理图输入完成4位全加器的设计;
- (2)给出此项设计的仿真波形;
- (3)用发光 LED 指示显示结果。

#### (三) 实验流程

12 assign cout


1、创建 1 位全加器工程,新建 verilog 文本文件,编译,转换为.bsf 符号文件。

#### (1) 顶层文件


```
module E1_1_FullAdder_1bit (
1
2
        ain,
3
        bin,
4
        cin,
5
                // sum bit
6
        sout,
7
        cout
                // carry bit
8
    );
9
10
    input
            ain, bin, cin;
11
    output sout, cout;
12
            sum_1, carry_1, carry_2;
    wire
13
   assign cout
                  = carry_1 | carry_2;
14
15
    Adder Adder_inst_1(
        .ain
                (ain),
16
                (bin),
17
        .bin
18
        .sout
                (sum 1)
19
        .cout
                (carry_1)
20
   );
    Adder Adder_inst_2(
22
        .ain
                (sum_1),
23
        .bin
                (cin),
24
        .sout
                (sout),
25
        .cout
                (carry_2)
   );
26
27
   endmodule
28
    (2) 半加器模块
    module Adder (
1
2
        ain,
3
        bin,
4
        sout,
                // sum bit
5
        cout
                // carry bit
    );
6
7
8
    input
            ain, bin;
9
10
   output sout, cout;
11
                     = ain ^ bin;
    assign sout
```

= ain & bin;


(3) .bsf 文件



2、同一文件夹下创建 4 位全加器工程,新建 bdf 原理图文件并编译。



3、新建 vwf 波形文件, 时序仿真验证加法功能。



4、引脚锁定并再次编译。

Node Name	Direction	Location	I/O Standard		
in_ain	Input	PIN_AB12	2.5 V		
aout	Output	PIN_W17	2.5 V		
in_ num1_in[0]	Input	PIN_AC12	2.5 V		
in_ num1_in[1]	Input	PIN_AF9	2.5 V		
in_ num1_in[2]	Input	PIN_AF10	2.5 V		
in_ num1_in[3]	Input	PIN_AD11	2.5 V		
in_ num2_in[0]	Input	PIN_AD12	2.5 V		
in_ num2_in[1]	Input	PIN_AE11	2.5 V		
in_ num2_in[2]	Input	PIN_AC9	2.5 V		
in_ num2_in[3]	Input	PIN_AD10	2.5 V		
out sout[0]	Output	PIN_V16	2.5 V		
out sout[1]	Output	PIN_W16	2.5 V		
out sout[2]	Output	PIN_V17	2.5 V		
out sout[3]	Output	PIN_V18	2.5 V		

5、添加.sof 文件下载测试。

### (四) 实验效果

最终完整实现目标功能。

# 实验二 模可变计数器的设计

#### (一) 实验目的

- 1、进一步熟悉 EDA 开发板和 Quartus II 软件的使用方法;
- 2、学习静态数码管的使用;
- 3、学习计数器的设计、仿真和硬件测试;学习7段数码显示译码器设计;

#### (二) 实验要求

设计模可变计数器,可任选模的大小(例模 15、模 115),实验要求:

- (1) 设置一位控制位 M, 要求 M=0: 模 X 计数; M=1: 模 Y 计数;
- (2) 计数结果用 3 位数码管显示,显示 BCD 码;
- (3) 给出此项设计的仿真波形;
- (4) 选择实验电路验证此计数器的功能。

设置涉及2个开关和一个按键,一个开关控制改变模值,另一开关作为使能控制,按键作为异步清0。

#### (三) 实验程序

#### (1) 顶层文件

```
module E2_Counter (
1
2
        clk,
3
        rst N,
4
        en SW,
5
        modulo_SW,
6
7
        digital_tube_3b,
8
9
    );
10
    input
11
            clk, rst_N;
            en_SW, modulo_SW;
12
    input
13
    output [20:0] digital_tube_3b;
14
15
    output
                     LED;
16
    wire
            [11:0] number_BCD;
17
18
    wire
                     clk_1Hz;
19
    ClockDivider ClockDivider_inst (
20
        .clkin (clk),
21
        .clkout (clk_1Hz)
22
    );
23
    Timer Timer_inst (
24
                     (clk_1Hz),
        .clk
25
        .rst N
                     (rst_N),
        .en_SW
                     (en SW),
26
27
        .modulo SW (modulo SW)
        .number_BCD (number_BCD),
28
        .LED
29
                     (LED)
30
    );
31
    DigitalTube_3b DigitalTube_3b_inst (
32
        .clk
                     (clk),
33
        .rst N
                     (rst_N),
        .number_BCD (number_BCD),
```

```
35
        .pin_out
                    (digital_tube_3b)
36
   );
37
   endmodule
38
    (2) 时钟分频模块(ClockDivider)
         (与定时器模块原理相同——计数,但相比实现非常容易,此处略去)
    (3) 模可变定时器模块
    module Timer (
1
2
       clk,
       rst_N,
3
4
       en_SW,
5
       modulo_SW,
6
       number_BCD,
7
        LED
8
    );
9
10
    input
            clk, rst_N;
            en_SW, modulo_SW;
11
    input
12
    output reg [11:0] number_BCD;
13
                       LED = ∅;
14
    output reg
15
16
    reg
            [9:0]
                   number = 10'd0;
17
    always @(posedge clk, negedge rst_N)
18
    begin
19
        if (!rst N) begin
20
            number <= 12'b0;
21
            LED <= 0;
22
       end
23
        else begin
            if (!en_SW) begin
24
25
               number <= number;</pre>
                LED <= 0;
26
27
28
            else begin
29
                if (!modulo_SW) begin
30
                    if (number >= 10'd14) begin
31
                       number <= 10'd0;</pre>
32
                        LED <= 1;
33
                    end
```

else begin

end

else begin

end

end

number\_BCD[3:0] <= number % 10;</pre>

number\_BCD[7:4] <= number / 10 % 10;</pre>

end

end

end

else begin

end

LED <= ∅;

LED <= 1;

LED <= 0;

number <= number + 10'd1;</pre>

number <= number + 10'd1;</pre>

if (number >= 10'd114) begin

number <= 10'd0;

34 35

36

37

38

39

40

41 42

43

44

45

46

47

48

49 50

51 52

53

```
54
         number_BCD[11:8] <= number / 100 % 10;</pre>
55
    end
56
57
    endmodule
```

#### (4) 3 位数码管驱动模块


(实例化 3 次 1 位数码管驱动模块即可,此处代码略去)

#### (5) 1 位数码管驱动模块


```
module DigitalTube (
1
2
        clk,
3
        rst_N,
4
5
        number,
6
        pin_out
7
    );
             clk, rst_N;
9
    input
10
11
    input
                     [3:0]
                              number;
12
    output reg
13
                     [6:0]
                              pin_out;
14
15
    always @(posedge clk, negedge rst_N)
16
    begin
17
        if (!rst_N) begin
             pin_out <= 7'b11111111;</pre>
18
19
        end
20
        else begin
21
             case (number)
22
                 0: pin_out <= 7'b1000000;</pre>
                 1: pin_out <= 7'b1111001;
23
                 2: pin_out <= 7'b0100100;
24
                 3: pin_out <= 7'b0110000;
25
                 4: pin_out <= 7'b0011001;
26
                 5: pin_out <= 7'b0010010;
27
28
                 6: pin_out <= 7'b0000010;
29
                 7: pin_out <= 7'b1111000;
30
                 8: pin_out <= 7'b0000000;
31
                 9: pin_out <= 7'b0010000;
32
                 default: pin_out <= 7'b111111111;</pre>
33
             endcase
        end
34
35
    end
36
    endmodule
37
```

#### (四) 实验波形

(1) 模15



#### (2) 模 115 (时间轴已往后拖至计数复位处)



#### (五) 实验效果

最终完整实现目标功能。

# 实验三 序列信号发生和检测器设计


- (一)实验目的:学习一般有限状态机的设计,用状态机实现序列发生和检测器的电路设计。
- (二)**实验要求**: 先实现串行序列发生器的设计,产生序列 0111010011011010; 再设计检测器,若检测到串行序列 11010 则输出为"1",否则输出为"0",并对其进行仿真和硬件测试,选择实验电路验证功能。

下载程序后,可通过 led 串行输出序列信号,另用五个 led 灯来观测待检测序列,当 11010 五个全部出现在 led 上时,标识位灯 M 亮起,说明检测到"11010"的信号,即符合设计要求。

产生的序列和检测的序列值可任选。

发生器和检测器最好异步,以确保能检测到,可以将时钟经非门后再接入检测器。

#### (三) 序列检测状态转移图



#### (四) 实验程序

(1) 顶层文件(包含时钟分频、序列发生、序列检测共三个模块实例化)

```
module E3 Sequence (
2
        input
                                      clk
3
        input
                                      rst_n
4
5
        // input
                                          seq_in
        // output
6
                                          seq_out
7
8
        output
                                      LED_seq_out
9
                                      LED seq in
10
        output
                     [4:0]
        output
                                      LED_seq_equal
11
12
        );
13
```

```
14
                                     s_clk_1Hz
        wire
                                                                                       ;
15
        wire
                                     s_clk_1Hz_N
                                                                                       ;
16
17
        wire
                                     s_data
                                                                                       ;
18
19
        wire
                     [15:0]
                                     sequence_generator
20
21
        assign
                                     sequence generator = 16'b0111 0100 1101 1010
22
        ClockDivider ClockDivider_inst (
23
24
            .clkin
                                 ( clk
                                                          ),
                                                          ),
25
            .clkout
                                 ( s clk 1Hz
            .clkout N
                                 ( s_clk_1Hz_N
26
27
        );
28
29
        SequenceGenerator SequenceGenerator_inst (
30
            .clk
                                 ( s_clk_1Hz
                                                          ),
31
            .rst_n
                                 ( rst_n
                                                          ),
                                                          ),
32
            .seqence
                                 ( sequence_generator
33
            .seq_out
                                 ( s_data
                                                          ),
34
            .LED_seq_out
                                 ( LED_seq_out
35
        );
36
37
        SequenceDetector SequenceDetector_inst (
38
                                 ( s_clk_1Hz_N
39
            .rst_n
                                 (rst_n
40
                                 ( s_data
            .seq_in
41
                                 ( LED_seq_in
            .LED_seq_in
42
            .LED_seq_equal
                                 ( LED_seq_equal
43
        );
44
45
    endmodule
    (2) 时钟分频模块(ClockDivider)
         (基本沿用实验 2 模块, 此处略去)
    (3) 序列发生模块
    module SequenceGenerator (
1
2
        input
                                     clk
3
        input
                                     rst_n
4
5
        input
                     [15:0]
                                     segence
6
7
        output
                                     seq out
8
        output
                                     LED_seq_out
9
        );
10
11
                     [15:0]
                                     r_seq_out
        reg
                                                                               ;
12
13
                                     = r_seq_out[15]
        assign
                seq_out
                                                                               ;
14
        assign LED_seq_out
                                     = r_seq_out[15]
15
16
        always @(posedge clk, negedge rst_n) begin
17
            if (!rst_n) begin
18
                r_seq_out
                             <= seqence;
            end else begin
19
                             <= {r_seq_out[14:0], r_seq_out[15]};
20
                r_seq_out
21
            end
22
        end
```

23 **24** 


endmodule

```
(4) 序列检测模块(依照上述状态机实现)
```

```
module SequenceDetector (
1
2
        input
                                      clk
3
        input
                                      rst_n
4
5
        input
                                      seq_in
6
7
        output
                     [4:0]
                                      LED_seq_in
8
        output
                                      LED_seq_equal
9
        );
10
                                                               = 3'd0
11
        parameter
                                      p_STATE_0
                                                               = 3'd1
12
                                      p_STATE_1
        parameter
                                                               = 3'd2
13
                                      p_STATE_2
        parameter
14
        parameter
                                      p STATE 3
                                                               = 3'd3
15
                                                               = 3'd4
        parameter
                                      p_STATE_4
16
17
                     [ 2:0]
                                      r_state
                                                               = 3'd0
        reg
                     [ 4:0]
18
        reg
                                      r_seq_in
                                                                            ;
19
                                      r_seq_equal
        reg
20
21
        assign LED_seq_in
                                      = r_seq_in
22
        assign LED_seq_equal
                                      = (r_state == p_STATE_4 && seq_in == 1'b0) ? 1'b1 : 1'b0
23
24
        always @(posedge clk, negedge rst_n) begin
            if (!rst_n) begin
25
26
                             <= p_STATE_0;
                 r_state
27
             end else begin
28
                 case (r_state)
29
                     p_STATE_0: begin
                                                           // INITIAL
30
                         if (seq_in == 1'b0) begin
31
                             r_state
                                          <= p_STATE_0;
32
                         end else begin
                             r_state
33
                                          <= p_STATE_1;
                         end
34
35
                     end
36
                                                           // 1
                     p_STATE_1: begin
37
38
                         if (seq_in == 1'b0) begin
39
                             r_state
                                          <= p_STATE_1;
40
                         end else begin
                             r_state
41
                                          <= p_STATE_2;
42
                         end
43
                     end
44
45
                                                           // 11
                     p_STATE_2: begin
                         if (seq_in == 1'b0) begin
46
47
                                          <= p_STATE_3;
                              r state
48
                         end else begin
49
                             r_state
                                          <= p_STATE_2;
                         end
50
51
                     end
52
53
                     p_STATE_3: begin
                                                           // 110
54
                         if (seq_in == 1'b0) begin
55
                             r_state
                                          <= p_STATE_1;
56
                         end else begin
57
                                          <= p_STATE_4;
                             r_state
58
                         end
59
                     end
60
61
                     p_STATE_4: begin
                                                           // 1101
                         if (seq_in == 1'b0) begin
62
                                          <= p_STATE_0;
63
                             r_state
64
                         end else begin
```

```
r_state
65
                                          <= p_STATE_2;
                         end
66
67
                     end
68
69
                     default:
                                 begin
70
                         r_state
                                     <= p_STATE_0;
71
                     end
72
                endcase
73
            end
74
        end
75
76
77
        always @(posedge clk, negedge rst_n) begin
78
            if (!rst_n) begin
79
                r_seq_in
                             <= 5'b0;
80
            end else begin
81
                r_seq_in
                             <= {r_seq_in[4:0], seq_in};
82
            end
83
        end
84
85
   endmodule
```

#### (五) 仿真波形



#### (六) 实验效果

最终完整实现目标功能。

# 实验四 交通灯控制


(一)实验目的: 学习设计优化和状态机的设计。学习较复杂数字系统设计;

#### (二)设计要求

实现一个由一条主干道和一条乡间公路形成的十字路口的交通灯控制器功能:

- 1、有MR(主红)、MY(主黄)、MG(主绿)、CR(乡红)、CY(乡黄)、CG(乡绿)六盏交通灯需要控制:
- 2、交通灯由绿转红前有4秒亮黄灯的间隔时间,由红转绿没有间隔时间;
- 3、乡间公路右侧各埋有一个串连传感器,当有车辆准备通过乡间公路时,发出请求信号 S=1,其余时间 S=0;
- 4、平时系统停留在主干道通行(MGCR)状态,一旦 S 信号有效,经主道黄灯 4 秒(MYCR)状态后转入乡间公路通行(MRCG)状态,但要保证主干 60s 后才能转换;
- 5、一旦 S 信号消失,系统脱离 MRCG 状态,即经乡道黄灯 4 秒(MRCY)状态进入 MGCR 状态,即使 S 信号一直有效,MRCG 状态也不得长于 20 秒钟;

#### (三) 序列检测状态转移图



#### (四)实验程序

(1) 顶层文件(直接包含状态机逻辑部分)

```
1
    module E4 TrafficLights (
2
         input
                                                clk
3
         input
                                                rst_N
4
5
         input
                                                s
6
7
        output
                               [2:0]
                                                ryg0
8
        output
                               [2:0]
                                                ryg1
9
                                                digital_tube_0
10
         output
                               [13:0]
11
                               [13:0]
        output
                                                digital_tube_1
12
    );
13
                                                                      = 3'd0
14
         parameter
                                                State_0
                                                                     = 3'd1
15
                                                State_1
16
                                                State_2
                                                                     = 3'd2
17
                                                State 3
                                                                     = 3'd3
18
                                                State_4
                                                                      = 3'd4
19
20
21
         reg
                               [2:0]
                                                r_ryg0
                                                                      ;
                                                                     ;
22
                               [2:0]
         reg
                                                r_ryg1
23
24
        wire
                                                s_clk_1Hz
25
26
         wire
                                                s_timer0_flag
27
                                                s_timer1_flag
        wire
                                                                      ;
28
29
        wire
                               [7:0]
                                                s_number0_BCD
30
         wire
                               [7:0]
                                                s_number1_BCD
                                                                      ;
31
32
                                                r_dt0_enable
         reg
33
        reg
                               [5:0]
                                                r_dt0_cnt_num
34
        wire
                                                s dt0 enable
35
        wire
                               [5:0]
                                                s_dt0_cnt_num
36
         reg
37
                                                r_dt1_enable
38
         reg
                               [5:0]
                                                r dt1 cnt num
39
        wire
                                                s_dt1_enable
                                                                      ;
40
        wire
                               [5:0]
                                                s_dt1_cnt_num
41
42
                               [2:0]
                                                r_state
         reg
                                                                      ;
43
44
                              s_dt0_enable
                                                = r_dt0_enable
         assign
45
         assign
                              s_dt0_cnt_num
                                                = r_dt0_cnt_num
46
47
         assign
                              s_dt1_enable
                                                = r_dt1_enable
                                                                      ;
48
                                                = r_dt1_cnt_num
         assign
                              s_dt1_cnt_num
49
50
         assign
                              ryg0
                                                = r_ryg0
51
         assign
                              ryg1
                                                = r_ryg1
52
53
         ClockDivider ClockDivider_inst (
54
             .clkin
                                   ( clk
                                                             ),
55
             .rst_N
                                   ( rst_N
             .clkout
56
                                   ( s_clk_1Hz
57
         );
58
59
         Timer Timer0_inst (
             .clk
                                   ( s_clk_1Hz
60
61
             .rst N
                                   ( rst_N
```

```
62
             .enable
                                   ( s_dt0_enable
63
             .count_num
                                   ( s_dt0_cnt_num
                                                            ),
                                                            ),
64
                                   ( s_timer0_flag
             .flag_re
65
             .number_BCD
                                  ( s_number0_BCD
66
         );
67
        Timer Timer1_inst (
68
69
                                   ( s clk 1Hz
             .clk
70
             .rst N
                                   (rst_N
71
             .enable
                                   ( s_dt1_enable
72
             .count num
                                  ( s dt1 cnt num
73
             .flag re
                                  ( s timer1 flag
74
             .number_BCD
                                  ( s_number1_BCD
75
        );
76
        DigitalTube_2b DigitalTube_2b_0_inst (
77
78
             .clk
                                  ( clk
                                                            ),
79
             .rst_N
                                   ( rst_N
                                                            ),
                                  ( r_dt0_enable
80
             .enable
                                                            ),
81
             .number_BCD
                                  ( s_number0_BCD
                                                            ),
82
             .pin_out
                                  ( digital_tube_0
83
        );
84
85
        DigitalTube_2b DigitalTube_2b_1_inst (
86
                                   ( clk
87
             .rst_N
                                   (rst_N
                                   ( r_dt1_enable
                                                            ),
88
             .enable
                                                            ),
89
             .number BCD
                                  ( s number1 BCD
90
             .pin_out
                                   ( digital_tube_1
91
         );
92
93
        always @(posedge s_clk_1Hz or negedge rst_N) begin
94
             if (!rst_N) begin
95
                                  <= 3'd0;
                 r_state
96
97
                 r_ryg0
                                  <= 3'b111;
98
                                  <= 3'b111;
                 r_ryg1
99
100
                 r dt0 enable
                                  <= 0;
                                  <= 0;
101
                 r dt1 enable
102
                                  <= 6'd60;
103
                 r_dt0_cnt_num
104
                 r_dt1_cnt_num
                                  <= 6'd0;
105
             end else begin
106
                 case (r_state)
                      /* 主绿乡红 */
107
                     3'd0:
108
                                  begin
                                           <= 3'b001;
109
                          r_ryg0
110
                                           <= 3'b100;
                          r_ryg1
111
                          r_dt0_enable
112
                                           <= 1;
                                           <= 0;
113
                          r_dt1_enable
114
115
                          if (s_timer0_flag) begin
                              if (s) begin
116
                                  r_state
                                                    <= 3'd2;
117
118
119
                                  r_dt0_cnt_num
                                                    <= 6'd4;
120
                                  r_dt1_cnt_num
                                                    <= 6'd0;
                              end else begin
121
                                                    <= 3'd1;
122
                                  r_state
123
                                                    <= 6'd60;
124
                                  r_dt0_cnt_num
125
                                  r_dt1_cnt_num
                                                    <= 6'd0;
126
                              end
```

```
127
                        end else begin
128
                                             <= r_state;
                             r_state
129
                                             <= 6'd60;
130
                             r_dt0_cnt_num
131
                                             <= 6'd0;
                             r_dt1_cnt_num
                         end
132
133
134
                     /* 主绿乡红 */
135
136
                     3'd1 :
                                 begin
137
                                         <= 3'b001;
                        r_ryg0
                                         <= 3'b100;
138
                         r_ryg1
139
140
                         r dt0 enable
                                         <= 1;
141
                         r_dt1_enable
                                         <= 0;
142
143
                         if (s) begin
144
                             r_state
                                             <= 3'd2;
145
                                             <= 6'd4;
146
                             r_dt0_cnt_num
147
                                             <= 6'd0;
                             r_dt1_cnt_num
148
                         end else begin
149
                             r_state
                                             <= r_state;
150
151
                             r_dt0_cnt_num
                                             <= 6'd60;
152
                             r_dt1_cnt_num
                                             <= 6'd0;
                         end
153
154
                     end
155
156
                     /* 主黄乡红 */
157
                     3'd2:
                                 begin
                                         <= 3'b010;
158
                         r_ryg0
159
                                         <= 3'b100;
                         r_ryg1
160
161
                         r_dt0_enable
                                         <= 1;
162
                         r_dt1_enable
                                         <= 0;
163
164
                         if (s_timer0_flag) begin
165
                             r_state
                                             <= 3'd3;
166
167
                             r_dt0_cnt_num
                                             <= 6'd0;
168
                             r_dt1_cnt_num
                                             <= 6'd20;
                         end else begin
169
170
                             r_state
                                             <= r_state;
171
172
                                             <= 6'd4;
                             r_dt0_cnt_num
173
                             r dt1 cnt num
                                             <= 6'd0;
                         end
174
175
                     end
176
177
                     /* 主红乡绿 */
178
                     3'd3:
                                begin
179
                                         <= 3'b100;
                        r_ryg0
180
                                         <= 3'b001;
                         r_ryg1
181
182
                         r_dt0_enable
                                         <= 0;
183
                         r_dt1_enable
                                         <= 1;
184
                         if (!s || s_timer1_flag) begin
185
186
                                             <= 3'd4;
                             r_state
187
188
                             r_dt0_cnt_num
                                             <= 6'd0;
189
                             r_dt1_cnt_num
                                             <= 6'd4;
190
                         end else begin
                                             <= r_state;
191
                             r_state
```

```
192
193
                              r_dt0_cnt_num
                                               <= 6'd0;
194
                              r_dt1_cnt_num
                                               <= 6'd20;
                         end
195
                     end
196
197
                     /* 主红乡黄 */
198
199
                     3'd4 :
                                  begin
200
                         r_ryg0
                                           <= 3'b100;
                                           <= 3'b010;
201
                         r_ryg1
202
203
                         r_dt0_enable
                                           <= 0;
204
                         r_dt1_enable
                                           <= 1;
205
                         if (s_timer1_flag) begin
206
207
                              r_state
                                               <= 3'd0;
208
                                               <= 6'd60;
209
                              r_dt0_cnt_num
                                               <= 6'd0;
210
                              r_dt1_cnt_num
211
                         end else begin
212
                              r_state
                                               <= r_state;
213
214
                              r_dt0_cnt_num
                                               <= 6'd0;
                              {\tt r\_dt1\_cnt\_num}
215
                                               <= 6'd4;
216
                         end
217
                     end
218
219
                     default :
                                  begin
220
                                           <= 3'd0;
                         r_state
221
                                           <= 3'b111;
222
                          r_ryg0
                                           <= 3'b111;
223
                         r_ryg1
224
225
                         r_dt0_enable
                                           <= 0;
226
                         r_dt1_enable
                                           <= 0;
227
228
                          r_dt0_cnt_num
                                           <= 6'd60;
229
                          r_dt1_cnt_num
                                           <= 6'd0;
230
                     end
                 endcase
231
232
             end
233
        end
234
```

- (2) 时钟分频模块(ClockDivider) (基本沿用实验 2 模块,此处略去)
- (3) 数码管驱动模块 (基本沿用实验 2 模块,此处略去)
- (4) 定时器模块

```
module Timer (
1
2
         input
                                         clk
3
         input
                                         rst_N
4
5
         input
                                         enable
6
         input
                           [5:0]
                                         count_num
7
8
         output
                                         flag_re
9
                                         {\tt number\_BCD}
         output
                           [7:0]
10
    );
```

```
11
12
                          [7:0]
                                       {\tt r\_number\_BCD}
        reg
        reg
13
                          [5:0]
                                       r_count
14
15
                                       = (r_count == 6'd1) ? 1 : 0;
16
        assign
                     flag_re
17
                     number_BCD
        assign
                                       = r_number_BCD
18
19
        always @(posedge clk or negedge rst_N)
20
        begin
             if (!rst_N) begin
21
                 r_count
22
                              <= 6'd0;
23
             end
24
             else begin
25
                 if (!enable) begin
26
                     r_count
                                  <= count_num;
27
                 end
28
                 else begin
29
                      if ((r_count == 6'd0) || (r_count > count_num)) begin
30
                                       <= count_num;
                          r_count
31
                      end else begin
32
                          r_count
                                       <= r_count - 1;
                     end
33
34
                 end
             end
35
36
        end
37
38
        always @(posedge clk or negedge rst_N)
39
        begin
40
             if (!rst_N) begin
41
                 r_number_BCD[3:0] <= count_num % 10;</pre>
42
                 r_number_BCD[7:4] <= count_num / 10;</pre>
43
             end
44
             else begin
45
                 r_number_BCD[3:0] <= r_count % 10;</pre>
46
                 r_number_BCD[7:4] \leftarrow r_count / 10;
47
             end
48
        end
49
50
    endmodule
```


#### (五) 仿真波形

(1) 主道第一次 60s 绿灯不被 s 信号打断


🦫 dk	0										
🔷 rst_N	0					:"	• • • • • •		• • •		
🦫 s	0										
主進									1		
<b>🍫 數码管</b>	0000		(20	40 (014	0 (0910	0900	(0978	0902	0912	(0919	(093
会技録	111		(00	1							
🦫 倒计时	0	0	(60	( 59	(58	(57	₹56	55	(54	(53	(52
🦫 复位數	60	60				:					
🌭 倒计时复位	St0										
<b>乡道</b> ————											
<b>🍫 數码管</b>	0000		3fff								
🦫 红黄绿	111		(10	)							
🦫 倒计时	0	0									
🦫 复位數	0	0									
🌭 倒计时复位	St0							L			

S 信号不打断第一次 60s

(2) 主道绿灯 60s 后被 s 信号打断,并依次进入"主黄乡红"→"主红乡绿",并在 s 信号结束后依次进入"主红乡黄"→"主绿乡红"



(3) 若"主红乡绿"超过 20s, s 信号依然为高, 但依然依次进入"主红乡黄"→"主绿乡红"



#### (六) 实验效果

- 1. 复位时, 起始状态是主绿乡红, 数码管从 60 开始倒计时。
- 2. 当 60s 减 1 计数完成后,如果 s 为 1 (代表乡干道有车要求通过)时,变为主黄乡绿状态,数码管 4s 倒 计时,如果 s 为 0 ,则回到起始状态,主绿乡红重新 60s 倒计时。
- 3. 4s 倒计时后, 进入主红乡绿状态, 如果此时 s 信号为 0, 则立即转入主红乡黄状态; 如果 s 信号一直为 1, 则数码管开始 20s 倒计时, 计数期间一旦出现 s 信号为 0, 则立即转入主红乡黄状态, 即使 s 信号一直为 1, 当 20s 倒计时完成后也会入主红乡黄状态。
- 4. 主红乡黄,数码管开始 4s 倒计时,计数完成后进入主绿乡红状态,数码管 60s 倒计时,重复上述状态。

# 实验五 多功能数字钟设计

#### (一) 实验目的

- 1、学习综合且较复杂数字系统设计;
- 2、学习多层次、多模块数字系统设计;

#### (二)设计要求

- 1、数码管显示时、分、秒;
- 2、具有正常计时和调时、调分等校时功能;
- 3、经设置应具有整点报时功能(在59分56秒后开始报时,并用一串LED管显示);
- 4、经设置应具有闹钟功能(用LED管点亮表示,时间为一分钟);

#### (三) 实验程序

(1) 顶层模块(仅包含时钟分频、驱动模块和逻辑模块共三部分)

```
module E5_DigitalClock (
1
2
         input
                                                clk
3
        input
                                                rst_N
4
                                                                     , // alarm
5
        input
                                               k
                                                                     , // alarm_en
6
                                                k1
         input
7
        input
                                               k2
                                                                     , // stopwatch
8
9
        input
                                                remin
10
        input
                                                rehour
11
                                                                     , // up
        input
                                                key1 N
12
                                                                                  / pause
13
                                                                                  / reset
        input
                                                                     , // down
                                                key2_N
14
15
        input
                              [ 1:0]
                                               fast
16
17
                                               LED hourly
        output
        output
                                               LED alarm
18
19
20
        output
                              [41:0]
                                               DigitalTube out
21
    );
22
23
        wire
                                                s_clk_1kHz
         // wire
24
                                                s_clk_key
25
                                               s_DTube_en
26
        wire
                              [ 2:0]
                                                                     ;
27
        wire
                              [ 2:0]
                                               s_Twinkle_en
28
        wire
                              [23:0]
                                               s_number_BCD
29
30
        ClockDivider ClockDivider inst (
31
             .clkin
                                   ( clk
32
             .rst_N
                                   ( rst_N
                                   ( fast
             .fast
33
                                   ( s_clk_1kHz
34
             .clkout
35
             // .clkkey
                                       ( s_clk_key
36
        );
37
38
        DigitalClock_Drive DigitalClock_Drive_inst (
39
             .clk
                                   ( clk
40
             .rst_N
                                   (rst_N
                                   ( s_DTube en
41
             .DTube en
                                   ( s_Twinkle_en
42
             .Twinkle en
                                   ( s_number_BCD
43
             .number BCD
                                   ( DigitalTube_out
44
             .Dtube_out
```

```
45
       );
46
47
       DigitalClock_Logic DigitalClock_Logic_inst (
                               ( s_clk_1kHz
48
                                                      ),
49
           // .clkkey
                                   ( s_clk_key
                                                          ),
50
            .rst_N
                                rst_N
                                                      ),
            .alarm
51
                               (
                                 k
52
            .alarm en
                               (
                                 k1
53
            .stopwatch
                                k2
54
            .remin
                               ( remin
55
            .rehour
                               ( rehour
56
            .key1 N
                               ( key1 N
57
            .key2_N
                               ( key2_N
58
                               ( s_DTube_en
            .DTube_en
59
            .Twinkle_en
                               ( s_Twinkle_en
60
            .number_BCD
                               ( s_number_BCD
61
            .LED_hourly
                               ( LED_hourly
            .LED_alarm
                               ( LED_alarm
62
63
       );
64
   endmodule
65
    (2) 时钟分频模块(ClockDivider)
         (基本沿用实验 2 模块,并增添加速功能便于测试,此处略去)
    (3) 驱动模块(仅包含数码管驱动)
   module DigitalClock_Drive (
1
2
       input
                                          clk
3
       input
                                          rst N
4
5
                           [ 2:0]
                                          DTube_en
       input
                                          Twinkle en
6
        input
                           [ 2:0]
7
        input
                           [23:0]
                                          number_BCD
8
9
       output
                           [41:0]
                                          Dtube_out
10
   );
11
12
       DigitalTube_6b DigitalTube_6b_inst (
                               ( clk
13
            .clk
14
            .rst N
                               (rst N
                               ( { {2{DTube_en[2]}}, {2{DTube_en[1]}}, {2{DTube_en[0]}} }
15
            .enable
      ),
16
            .twinkle
                               ( { {2{Twinkle_en[2]}}, {2{Twinkle_en[1]}}, {2{Twinkle_en[0]}} }
      ),
17
            .number_BCD
                               ( number_BCD
                                                      ),
18
            .pin_out
                               ( Dtube_out
                                                      )
19
       );
20
   endmodule
21
    (4) 6 位数码管驱动模块(DigitalTube_6b)
         (其基本沿用实验 2 模块, 此外通过使能信号增添闪烁功能, 此处略去)
    (5) 逻辑模块(包含按键消抖、定时器的实例化)
    module DigitalClock_Logic (
1
                                                              , // 1kHz
2
       input
                                          clk
3
        // input
                                              clkkey
4
        input
                                          rst_N
5
```

```
6
         input
                                               alarm
7
        input
                                               stopwatch
8
9
        input
                                                alarm_en
10
11
        input
                                                remin
12
         input
                                                rehour
13
14
         input
                                                key1_N
                                                                     , // up
                                                                                  / pause
15
        input
                                                key2_N
                                                                       // down
                                                                                  / reset
16
17
        output
                              [ 2:0]
                                               DTube en
                              [ 2:0]
18
        output
                                               Twinkle_en
19
        output
                              [23:0]
                                               number_BCD
20
21
        output
                                                LED_hourly
                                               LED_alarm
22
        output
23
    );
24
25
        parameter
                                               State_0
                                                                     = 2'b00
                                                                                  , // clock
26
                                               State_1
                                                                     = 2'b01
                                                                                  , // alarm
27
                                                                     = 2'b10
                                               State_2
                                                                                  ; // stopwatch
28
29
30
        wire
                              [ 1:0]
                                                s_state
                                                                     ;
31
32
        wire
                              [5:0]
                                               s_clkMode_sec
33
        wire
                              5:0
                                                s clkMode min
34
        wire
                              [ 4:0]
                                                s_clkMode_hour
35
36
                              [5:0]
                                               r_alarm_min
        reg
37
                              [ 4:0]
                                               r_alarm_hour
        reg
                                                                     ;
38
39
        wire
                              [ 5:0]
                                               s_alarm_min
40
        wire
                              [ 4:0]
                                               s_alarm_hour
41
42
        wire
                              [ 7:0]
                                                s_num_1_BCD_alm
                                                                     ;
43
                                               s_num_2_BCD_alm
        wire
                              [ 7:0]
44
45
        wire
                                               s_num_0_BCD
                              [ 7:0]
                                                                     ;
46
        wire
                              7:0]
                                                s num 1 BCD
                                               s_num_2_BCD
47
        wire
                              [ 7:0]
48
49
        wire
                              [ 7:0]
                                               s_num_0_BCD_clk
50
        wire
                              [ 7:0]
                                                s_num_1_BCD_clk
51
        wire
                              [ 7:0]
                                               s_num_2_BCD_clk
52
                              [ 7:0]
53
        wire
                                                s\_num\_0\_BCD\_sw
                                                                     ;
54
        wire
                              [
                                7:0]
                                                s_num_1_BCD_sw
55
        wire
                              [ 7:0]
                                               s_num_2_BCD_sw
                                                                     ;
56
57
        reg
                                               r_alarm_en
58
59
        wire
                                                s_flag_PressKey1
                                                                     ;
                                                s_flag_PressKey2
60
        wire
61
                                               r_timer_en_sw
62
         reg
63
        reg
                                               r_timer_rst_sw
64
        wire
                                                s_timer_en_sw
65
        wire
                                               s_timer_rst_sw
66
        wire
                                                s_flag_incmin
67
                                                s_flag_decmin
68
        wire
69
        wire
                                                s\_flag\_inchour
70
        wire
                                                s_flag_dechour
71
```

```
72
        reg
                                              r_flag_incmin
                                                                   ;
73
                                              r_flag_decmin
        reg
                                                                   ;
74
        reg
                                              r_flag_inchour
                                                                   ;
75
                                              r_flag_dechour
        reg
76
77
        assign
                     s\_flag\_incmin
                                              = r_flag_incmin
78
                     s flag decmin
                                              = r flag decmin
        assign
                                                                   ;
79
        assign
                     s_flag_inchour
                                              = r_flag_inchour
                                                                   ;
80
                                              = r_flag_dechour
                     s_flag_dechour
        assign
81
82
        assign
                     s alarm hour
                                              = r alarm hour
83
        assign
                     s_alarm_min
                                              = r_alarm_min
84
85
        assign
                     s_timer_en_sw
                                              = r_timer_en_sw
                                                                   ;
86
        assign
                     s_timer_rst_sw
                                              = r_timer_rst_sw
                                                                   ;
87
                                              = (stopwatch ? State_2 : (alarm ? State_1 : State_0));
88
        assign
                     s_state
89
90
91
        assign
                     LED_hourly
                                              = (s_clkMode_min == 6'd59)? ((s_clkMode_sec > 6'd56)
    ? 1'b1 : 1'b0) : 1'b0;
92
93
        assign
                     LED alarm
                                              = (alarm_en ? (((s_clkMode_min == s_alarm_min) && (s_c
    lkMode_hour == s_alarm_hour)) ? 1'b1 : 1'b0) : 1'b0);
94
95
                                              = (s_state == State_1) ? 3'b110 : 3'b111;
        assign
                     DTube en
96
97
                                              = (s_state != State_2) ? (rehour ? 1'b1 : 1'b0 ) : 1'b
        assign
                     Twinkle_en[2]
    0;
98
                     Twinkle_en[1]
                                              = (s_state != State_2) ? (remin ? 1'b1 : 1'b0 ) : 1'b0
        assign
99
                                              = 1'b0;
        assign
                     Twinkle_en[0]
100
                                              = s alarm min % 4'd10;
101
        assign
                     s num 1 BCD alm[3:0]
102
                     s_num_1_BCD_alm[7:4]
                                              = s_alarm_min / 4'd10;
        assign
                     s_num_2_BCD_alm[3:0]
103
        assign
                                              = s_alarm_hour % 4'd10;
104
        assign
                     s_num_2_BCD_alm[7:4]
                                              = s_alarm_hour / 4'd10;
105
106
                                              = (s state == State 0) ? s num 0 BCD clk : ((s state =
        assign
                     s num 0 BCD
    = State_1) ? 8'd0 : s_num_0_BCD_sw);
107
        assign
                     s_num_1_BCD
                                              = (s_state == State_0) ? s_num_1_BCD_clk : ((s_state =
    = State_1) ? s_num_1_BCD_alm : s_num_1_BCD_sw);
108
                     s_num_2_BCD
                                              = (s_state == State_0) ? s_num_2_BCD_clk : ((s_state =
        assign
    = State_1) ? s_num_2_BCD_alm : s_num_2_BCD_sw);
109
110
        assign
                     number_BCD
                                              = {s_num_2_BCD, s_num_1_BCD, s_num_0_BCD};
111
        Timer Timer_ClockMode_inst_0 (
112
                                                           ),
113
                                  ( clk
            .clk
                                                           ),
114
             .rst_N
                                  ( rst_N
115
             .softrst_N
                                  ( 1'd1
                                  ( 1'd1
116
             .enable
117
             .mode
                                  (1'd1
                                  ( s_flag_incmin
118
             .flag_incmin
119
             .flag_decmin
                                  ( s_flag_decmin
120
             .flag_inchour
                                  ( s_flag_inchour
             .flag_dechour
                                  ( s_flag_dechour
121
                                                           ),
122
            // .ms
123
             .sec
                                  ( s_clkMode_sec
                                                           ),
                                  ( s_clkMode_min
124
             .min
                                  ( s_clkMode_hour
125
             .hour
126
             .num 0 BCD
                                  ( s num 0 BCD clk
127
             .num_1_BCD
                                  ( s_num_1_BCD_clk
```

```
128
                                                                )
             .num_2_BCD
                                  ( s_num_2_BCD_clk
129
        );
130
        Timer Timer_StopwatchMode_inst_1 (
131
132
             .clk
                                  ( clk
                                                            ),
133
                                   ( rst_N
             .rst N
134
             .softrst N
                                  ( s_timer_rst_sw
135
             .enable
                                  ( s_timer_en_sw
                                   ( 1 d0
136
             .mode
             .flag_incmin
                                  ( 1'b0
137
                                  ( 1'b0
138
             .flag decmin
139
             .flag inchour
                                  ( 1'b0
                                   ( 1'b0
140
             .flag_dechour
141
             // .ms
                                       (
                                                   ),
             // .sec
// .min
// .hour
142
                                               ),
143
                                  (
                                               ),
                                       (
144
                                                   ),
145
             .num_0_BCD
                                   ( s_num_0_BCD_sw
                                                                ),
                                  ( s_num_1_BCD_sw
146
             .num_1_BCD
                                                                ),
147
             .num_2_BCD
                                  ( s_num_2_BCD_sw
148
        );
149
150
         KeyRecognition KeyRecognition_inst_0 (
151
                                  ( clk
152
             .rst_N
                                   (rst_N
153
             .key_N
                                  ( key1_N
154
                                  ( s_flag_PressKey1
             .flag_press
155
         );
156
157
        KeyRecognition KeyRecognition_inst_1 (
158
             .clk
                                  ( clk
159
             .rst_N
                                   (rst_N
160
                                   ( key2_N
             .key_N
161
                                  ( s_flag_PressKey2
             .flag_press
162
        );
163
164
        always @(posedge clk or negedge rst_N) begin
165
             if (!rst N) begin
166
                 r flag incmin
                                  <= 1'b0;
167
                 r_flag_inchour <= 1'b0;
                 r_flag_decmin
                                 <= 1'b0;
168
                 r_flag_dechour <= 1'b0;
169
170
             end else begin
                 if (s_state == State_0) begin
171
172
                     case ({s_flag_PressKey2, s_flag_PressKey1})
173
                          2'b01:
                                      begin
174
                              r_flag_inchour
                                               <= rehour;
175
                              r_flag_incmin
                                               <= remin;
                              r_flag_decmin
176
                                               <= 1'b0;
177
                              r\_flag\_dechour
                                               <= 1'b0;
178
                          end
179
                          2'b10:
180
                                      begin
181
                                               <= 1'b0;
                              r_flag_incmin
                              r_flag_inchour
182
                                               <= 1'b0;
183
                              r_flag_dechour
                                               <= rehour;
                              r_flag_decmin
184
                                               <= remin;
185
                          end
186
                          default:
187
                                      begin
188
                              r_flag_incmin
                                               <= 1'b0;
189
                              r_flag_inchour
                                               <= 1'b0;
190
                              r flag decmin
                                               <= 1'b0;
191
                              r_flag_dechour
                                               <= 1'b0;
```

```
192
                         end
193
                     endcase
194
                 end
             end
195
196
        end
197
198
         always @(posedge clk or negedge rst N) begin
199
             if (!rst_N) begin
200
                 r_alarm_hour
                                  <= 5'd0;
201
                                  <= 6'd0;
                 r alarm min
202
             end else begin
203
                 if (s_state == State_1) begin
204
                     case ({s_flag_PressKey2, s_flag_PressKey1})
205
                         2'b01:
                                      begin
206
                              if (rehour) begin
207
                                  if (r_alarm_hour < 5'd23) begin</pre>
208
                                      r_alarm_hour
                                                      <= r_alarm_hour + 5'd1;
209
                                  end else begin
210
                                      r_alarm_hour
                                                       <= 5'd0;
211
                                  end
212
                              end
213
214
                              if (remin) begin
                                  if (r_alarm_min < 6'd59) begin</pre>
215
216
                                      r_alarm_min
                                                       <= r_alarm_min + 6'd1;
                                  end else begin
217
218
                                      r_alarm_min
                                                       <= 6'd0;
219
220
                                      if (!rehour) begin
                                           if (r_alarm_hour < 5'd23) begin</pre>
221
                                               r_alarm_hour
222
                                                                <= r_alarm_hour + 5'd1;
223
                                           end else begin
                                               r_alarm_hour
224
                                                                <= 5'd0;
225
                                           end
226
                                      end
                                  end
227
                              end
228
229
                         end
230
231
                         2'b10:
                                      begin
232
                              if (rehour) begin
                                  if (r_alarm_hour > 5'd0) begin
233
234
                                                       <= r_alarm_hour - 5'd1;
                                      r_alarm_hour
235
                                  end else begin
236
                                      r_alarm_hour
                                                       <= 5'd23;
237
                                  end
238
                              end
239
240
                              if (remin) begin
241
                                  if (r_alarm_min > 6'd0) begin
242
                                      r_alarm_min
                                                       <= r_alarm_min - 6'd1;
243
                                  end else begin
244
                                      r_alarm_min
                                                       <= 6'd59;
245
246
                                      if (!rehour) begin
                                           if (r_alarm_hour > 5'd0) begin
247
248
                                                                <= r_alarm_hour - 5'd1;
                                               r_alarm_hour
249
                                           end else begin
                                               r_alarm_hour
250
                                                                <= 5'd23;
                                           end
251
                                      end
252
                                  end
253
                              end
254
                         end
255
256
```

```
257
                         default:
                                     begin
258
                             r_alarm_hour
                                              <= r_alarm_hour;
                             r_alarm_min
                                              <= r_alarm_min;
259
260
                         end
261
                     endcase
                end
262
263
            end
264
        end
265
        always @(posedge clk or negedge rst_N) begin
266
267
            if (!rst N) begin
268
                                 <= 1'd0;
                r_timer_en_sw
269
                r_timer_rst_sw <= 1'd0;
270
            end else begin
271
                if (s_state == State_2) begin
                     case ({s_flag_PressKey2, s_flag_PressKey1})
272
273
                         2'b01:
                                    begin
                             r_timer_en_sw
                                              <=~r_timer_en_sw;
274
275
                             r_timer_rst_sw <= 1'd1;
276
                         end
277
                                     begin
278
                         2'b10:
                             r_timer_en_sw
279
                                              <= 1'd0;
                             r_timer_rst_sw
280
                                             <= 1'd0;
281
                         end
282
283
                         2'b11:
                                     begin
284
                             r_timer_en_sw
                                              <=~r_timer_en_sw;
285
                             r_timer_rst_sw <= 1'd0;
286
                         end
287
                         default:
288
                                     begin
                             r_timer_en_sw
289
                                              <= r_timer_en_sw;
290
                             r_timer_rst_sw <= 1'd1;
291
292
                     endcase
                end
293
294
            end
295
        end
296
297 endmodule
```

#### (6) 按键消抖模块

(实现原理较简单,此处略去)

(7) 定时器模块(包含软件复位、使能切换、输出模式选择、时分加减信号功能)

```
module Timer (
    input
                                          clk
    input
                                          rst_N
    input
                                          softrst_N
    input
                                          enable
    input
                                          mode
    // input
                                               flag_rstsec
    input
                                          flag_incmin
                                          flag_decmin
    input
    input
                                          flag_inchour
    input
                                          flag dechour
    output
                         [6:0]
                                          ms
    output
                         [5:0]
                                          sec
    output
                         [5:0]
                                          min
```

```
output
                        [4:0]
                                         hour
                        [7:0]
                                         num 0 BCD
    output
    output
                        [7:0]
                                         num_1_BCD
    output
                                         num_2_BCD
                        [7:0]
);
                                                              = 1'd0
    parameter
                                         Mode 0
                                                              = 1'd1
                                         Mode_1
                        [9:0]
    reg
                                         r ms
                        [5:0]
                                         r sec
    reg
                                                              ;
    reg
                        [5:0]
                                         r_min
                                                              ;
                        [4:0]
                                         r_hour
    reg
    reg
                         [7:0]
                                         r_num_0_BCD
                                         r_num_1_BCD
    reg
                         [7:0]
                        [7:0]
                                         r_num_2_BCD
    reg
    assign
                                         = r_ms
                ms
    assign
                sec
                                         = r_sec
                                                              ;
    assign
                min
                                         = r_min
    assign
                hour
                                         = r_hour
    assign
                num_0_BCD
                                         = r_num_0_BCD
                num_1_BCD
                                         = r_num_1_BCD
    assign
                num_2_BCD
                                         = r_num_2_BCD
    assign
    always @(posedge clk or negedge rst_N or negedge softrst_N)
    begin
        if (!rst_N || !softrst_N) begin
            r_ms <= 10'd0;
            r_sec
                    <= 6'd0;
            r_min <= 6'd0;
            r_hour <= 5'd0;
        else begin
            if (!enable) begin
                r_ms <= r_ms;
                r_sec <= r_sec;
r_min <= r_min;
r_hour <= r_hour;
            end
            else begin
                if (flag_incmin && !flag_decmin) begin
                    if (r_min < 6'd59) begin
                        r_min <= r_min + 6'd1;
                    end else begin
                        r_min <= 6'd0;
                        if (r_hour < 5'd23) begin
                            r_hour <= r_hour + 5'd1;
                         end else begin
                             r_hour <= 5'd0;
                        end
                    end
                end
                if (!flag_incmin && flag_decmin) begin
                    if (r_min > 6'd0) begin
                        r_min <= r_min - 6'd1;
                    end else begin
                        r_min <= 6'd59;
                        if (r_hour > 5'd0) begin
                             r_hour <= r_hour - 5'd1;
```


```
end else begin
                       r_hour <= 5'd23;
                    end
                end
            end
            if (flag_inchour && !flag_dechour) begin
                if (r_hour < 5'd23) begin</pre>
                    r_hour <= r_hour + 5'd1;
                end else begin
                    r_hour <= 5'd0;
                end
            end
            if (!flag_inchour && flag_dechour) begin
                if (r_hour > 5'd0) begin
                    r_hour <= r_hour - 5'd1;
                end else begin
                   r_hour <= 5'd23;
                end
            end
            if (!flag_incmin && !flag_decmin && !flag_inchour && !flag_dechour) begin
                if (r_ms < 10'd999) begin
                    r_ms
                           <= r_ms + 10'd1;
                end else begin
                           <= 10'd0;
                    r_ms
                    if (r_sec < 6'd59) begin
                       r_sec <= r_sec + 6'd1;
                    end else begin
                        r_sec <= 6'd0;
                        if (r_min < 6'd59) begin
                           r_min <= r_min + 6'd1;
                        end else begin
                            r_min <= 6'd0;
                            if (r_hour < 5'd23) begin</pre>
                                r_hour <= r_hour + 5'd1;</pre>
                            end else begin
                                r_hour <= 5'd0;
                            end
                        end
                    end
               end
           end
       end
    end
end
always @(posedge clk or negedge rst_N or negedge softrst_N)
begin
    if (!rst_N || !softrst_N) begin
                         <= 4'd0;
        r_num_0_BCD[3:0]
        r_num_0_BCD[7:4]
                            <= 4'd0;
    end
    else begin
        if ((mode == Mode_0) && (r_hour == 7'd0)) begin
            r num 0 BCD[3:0]
                              <= r ms / 10 % 10;
            r_num_0_BCD[7:4]
                                <= r_ms / 100;
        end else begin
            r_num_0_BCD[3:0]
                              <= r_sec % 10;
            r_num_0_BCD[7:4]
                                <= r_sec / 10;
        end
```

```
end
    end
    always @(posedge clk or negedge rst_N or negedge softrst_N)
    begin
        if (!rst_N || !softrst_N) begin
            r_num_1_BCD[3:0] \leftarrow 4'd0;
            r_num_1_BCD[7:4]
                                 <= 4'd0;
        end
        else begin
            if ((mode == Mode 0) && (r hour == 7'd0)) begin
                r num 1 BCD[3:0]
                                   <= r sec % 10;
                r_num_1_BCD[7:4]
                                   <= r_sec / 10;
            end else begin
                                   <= r_min % 10;
<= r_min / 10;
                r_num_1_BCD[3:0]
                r_num_1_BCD[7:4]
            end
        end
    always @(posedge clk or negedge rst_N or negedge softrst_N)
    begin
        if (!rst_N || !softrst_N) begin
            r_num_2_BCD[3:0] <= 4'd0;
            r_num_2_BCD[7:4]
                                <= 4'd0;
        end
        else begin
            if ((mode == Mode 0) && (r hour == 7'd0)) begin
                r_num_2_BCD[3:0]
                                   <= r_min % 10;
                r_num_2_BCD[7:4]
                                   <= r_min / 10;
            end e\overline{l}se \overline{b}egin
                                   <= r_hour % 10;
                r_num_2_BCD[3:0]
                r_num_2_BCD[7:4]
                                     <= r_hour / 10;
            end
        end
    end
endmodule
```


#### (四) 实验波形

由于利用 ModelSim 可直接编写 Testbench 代码,因此以下图片均作反色处理以便于印刷。


(1) 调时间——此处可看到时钟的定时器根据 remin、key1 N、key2 N 信号进行变化




(2) 秒表——此处可看到 key1\_N 信号执行了暂停功能、key2\_N 信号执行了复位功能,同时不影响时钟的进行



(3) 闹钟调节——此处可看到闹钟时间发生变化



(4) 闹钟与整点报时——此处可看到闹钟 LED\_alarm 在修改后的时间持续 1 分钟,整点报时 LED hourly 在整点前持续 3 秒



#### (五) 实验效果

当 RST 为 0 时,计数值清零,当 RST 为高电平时,开始计数,当计时到 59 分 56 秒后开始三秒的整点报时,用一串 LED 管显示,当 K 为高时进行正常计数,K 为低时进行正常的闹钟设置切换,当 REMIN 为低时,进行调分,当 REHOUR 为低时,进行调时,当到达闹钟所设定的时间时,进行闹铃功能,显示为 LED 管点亮一分钟。

此外,还在上述基础上增加调节时数码管对应位闪烁、长按连续调节、秒表(精度百分之一毫秒)等功能。

# 实验六 综合实验设计——VGA 数字钟


(一) 实验目的:综合运用所学知识独立设计并完成一个综合实验。

#### (二)实验要求:

- 1. 完成 VGA 时序的编写,在分辨率 1024\*768、刷新率 60Hz 的显示器上进行显示;
- 2. 使用 IP 核完成上述 VGA 时序要求的 65MHz 时钟生成:
- 3. 显示器背景实现循环彩虹渐变(即红橙黄绿蓝靛紫在8位色深下共1536色渐变);
- 4. 按实验五同样要求在 VGA 显示器上显示数字钟;
- 5. 时钟、闹钟、整点报时等显示与背景实现透明叠加。

#### (三) 实验原理:

1. VGA 时序图(在时序模块中将严格按照此时序进行编写)



- 2. 使用 IP 核实现 65MHz 时钟的生成
  - 由于 PLL 资源的分频倍频限制,因此共需要使用 2 个 PLL。
  - 第一个 PLL 输入 50MHz 产生 200MHz 时钟,第二个 PLL 输入 200MHz 产生 65MHz 时钟。
- 3. 循环彩虹渐变背景实现
  - 在8位色深显示下,RGB 三色按照(255,0,0) $\rightarrow$ (255,255,0) $\rightarrow$ (0,255,0) $\rightarrow$ (0,255,255) $\rightarrow$ (0,0,255) $\rightarrow$ (255,0,255)的规律循环改变,共计256\*6=1536 种颜色。
  - 使用一个寄存器存放当前 x 坐标为 0 的颜色,通过定时器将其不断改变。
  - 此外,页面中其他颜色均根据上述初始颜色进行依次上述计算并输出。
- 4. 透明叠加
  - 通过输出覆盖信号,然后使用或运算即可实现。

#### (四)实验程序

(1) 顶层模块(仅包含时钟分频、IP 核、驱动模块和逻辑模块共三部分)

```
1
    module E6 VGA (
2
                                       RST_N
         input
                                                                , // (i)
3
                                      CLK
                                                                 , // (i)
         input
4
                                                                , // (o)
5
        output
                                      VGA CLK
                                                                , // (o) VGA Horizontal SYNC
6
        output
                                      VGA_HSYNC
                                                                , // (o) VGA Vertical SYNC
7
                                      VGA_VSYNC
        output
                                                                , // (o) VGA Red
8
        output
                          7:0]
                                      VGA R
                                                                , // (o) VGA Green
9
        output
                          7:0
                                      VGA G
                                                                , // (o) VGA Blue
10
                          [ 7:0]
                                      VGA B
        output
                                      VGA_SYNC_N
11
        output
                                                                , // (o) 0
12
        output
                                      VGA BLANK N
                                                                , // (o) 1
13
                                       k
14
         input
                                                                , // alarm
                                                                , // alarm_en
15
         input
                                      k1
                                                                , // stopwatch
16
         input
                                       k2
17
18
        input
                                       remin
19
         input
                                       rehour
20
                                                                , // up
21
                                       key1 N
         input
                                                                             / pause
22
         input
                                       key2_N
                                                                , // down
                                                                             / reset
23
24
        input
                          [ 1:0]
                                      fast
25
26
        output
                                       LED_hourly
27
        output
                                      LED_alarm
28
29
        output
                          41:0
                                      DigitalTube_out
30
    );
31
32
        wire
                                      w CLK 100M
33
        wire
                                       w CLK 200M
                                                                ;
34
        wire
                                      w_CLK_65M
                                                                ;
35
36
        wire
                                      w CLK 1K
                                                                 ;
37
38
                          [ 2:0]
                                      w_DTube_en
        wire
39
                                      w_Twinkle_en
        wire
                          [ 2:0]
40
        wire
                                      w_number_BCD
                          [23:0]
                                                                ;
41
42
                                      w_HOURLY
        wire
                                                                ;
43
        wire
                                      w_ALARM
44
45
        PLL_0 PLL_0_inst (
46
                                                                ), // refclk.clk
             .refclk
                                       ( CLK
                                                                ), // reset.reset
47
             .rst
                                       (~RST N
                                                                ), // outclk0.clk
48
             .outclk 0
                                       ( w_CLK_100M
                                        w_CLK_200M
                                                                ), // outclk1.clk
49
             .outclk_1
50
             .locked
51
        );
52
53
        PLL_1 PLL_1_inst (
54
             .refclk
                                       ( w_CLK_200M
                                                                ), // refclk.clk
                                                                ), // reset.reset
             .rst
55
                                       (~RST N
                                                                ), // outclk0.clk
56
             .outclk 0
                                       ( w_CLK_65M
57
             .locked
58
        );
59
```

```
60
        ClockDivider ClockDivider_inst (
                                       ( CLK
61
             .clkin
             .rst N
                                       ( RST N
                                                                 ),
62
63
             .fast
                                       ( fast
64
             .clkout
                                       ( w_CLK_1K
65
         );
66
67
        DigitalClock Drive DigitalClock Drive inst (
             .clk
68
                                       ( CLK
69
             .rst N
                                       ( RST N
                                       ( w DTube en
70
             .DTube en
71
             .Twinkle en
                                       ( w Twinkle en
72
             .number_BCD
                                       ( w_number_BCD
             .HOURLY
                                       ( w_HOURLY
73
                                       ( w_ALARM
74
             .ALARM
75
             .Dtube_out
                                       ( DigitalTube_out
76
             .LED_hourly
                                       ( LED_hourly
77
             .LED_alarm
                                       ( LED_alarm
                                       ( w_CLK_65M
78
             .VGA_CLK_IN
79
             .VGA_CLK_OUT
                                       ( VGA_CLK
80
             .VGA_HSYNC
                                       ( VGA_HSYNC
             .VGA_VSYNC
81
                                       ( VGA_VSYNC
82
             .VGA_R
                                       ( VGA_R
83
             .VGA G
                                        VGA G
84
             .VGA_B
                                       ( VGA_B
85
             .VGA_SYNC_N
                                       ( VGA_SYNC_N
86
             .VGA_BLANK_N
                                       ( VGA_BLANK_N
87
        );
88
89
        DigitalClock_Logic DigitalClock_Logic_inst (
90
             .clk
                                       ( w_CLK_1K
91
             .rst N
                                       ( RST_N
92
             .alarm
                                       ( k
93
                                       ( k1
             .alarm_en
                                       ( k2
94
             .stopwatch
95
             .remin
                                       ( remin
96
             .rehour
                                       ( rehour
97
                                       ( key1_N
             .key1_N
98
             .key2_N
                                       ( key2_N
99
             .DTube en
                                       ( w_DTube_en
100
             .Twinkle en
                                       ( w Twinkle en
101
                                       ( w_number_BCD
             .number_BCD
                                       ( w_HOURLY
102
             .LED_hourly
103
             .LED_alarm
                                       ( w_ALARM
104
        );
105
```

(2) IP核 PLL 实例

(根据 IP 核新建向导点击即可自动生成模块,此处略去)

(3) 时钟分频模块(ClockDivider)

(完全沿用实验5模块,此处略去)

(4) 驱动模块(包含数码管驱动、VGA 时序、VGA 显示、数字闪烁逻辑)

```
1
    module DigitalClock Drive (
2
         input
                                       c1k
3
         input
                                       rst_N
4
                          [ 2:0]
5
                                       DTube en
        input
6
         input
                          [ 2:0]
                                       Twinkle en
7
                                       number_BCD
        input
                          [23:0]
```

```
HOURLY
8
        input
9
        input
                                      ALARM
10
                         [41:0]
11
        output
                                      Dtube_out
12
        output
                                      LED_hourly
        output
13
                                      LED_alarm
14
                                                               , // (i)
15
        input
                                      VGA CLK IN
                                                               , // (o)
                                      VGA CLK OUT
16
        output
                                                               , // (o) VGA Horizontal SYNC
17
        output
                                      VGA HSYNC
                                                               , // (o) VGA Vertical SYNC
                                      VGA VSYNC
18
        output
                                                               , // (o) VGA Red
19
        output
                         7:0
                                      VGA R
                                                               , // (o) VGA Green
20
                                      VGA G
        output
                         [ 7:0]
21
                                      VGA_B
                                                               , // (o) VGA Blue
        output
                         [ 7:0]
                                                               , // (0) 0
22
        output
                                      VGA_SYNC_N
23
        output
                                      VGA_BLANK_N
                                                                 // (o) 1
24
    );
25
26
        parameter
                                      Twinkle_Cnt
                                                               = 23'd5_000_000;
27
28
29
                         [22:0]
                                      r_cnt
        reg
                                                               ;
30
                                      r_twinkle
        reg
                                                               ;
31
32
                         [ 5:0]
                                      r_enable
        reg
33
        wire
                         [ 5:0]
                                      w_enable
34
35
                                      w_VGA_IF_RGBEN
36
        wire
                                                               ;
37
        wire
                         [23:0]
                                      w_VGA_BUF_RGB
38
39
                                      LED_hourly
                                                               = HOURLY
        assign
                                                                                ;
40
        assign
                                      LED_alarm
                                                               = ALARM
41
42
        assign
                                      w_enable
                                                               = r_enable
                                                                                ;
43
44
        assign
                                      VGA_CLK_OUT
                                                               = VGA CLK IN
45
46
        DigitalTube 6b DigitalTube 6b inst (
47
            .clk
                                      ( clk
48
             .rst N
                                      (rst N
                                                               ),
49
             .enable
                                      ( w_enable
                                      ( number_BCD
50
             .number_BCD
51
             .pin_out
                                      ( Dtube_out
52
        );
53
54
        VGA_TIMING_8b VGA_TIMING_8b_inst(
                                                               ), // (i) 65M clock
                                      ( VGA_CLK_IN
55
             .VGA CLK
56
             .VGA_RST_N
                                      (rst_N
                                                               ), // (i) reset, High Active
57
                                                               ), // (o) HSYNC signal
58
             .VGA_HSYNC
                                      ( VGA_HSYNC
                                      ( VGA_VSYNC
                                                               ), // (o) VSYNC signal
59
             .VGA_VSYNC
60
             .VGA R
                                      ( VGA R
                                                               ), // (o) Red signal
             .VGA_G
                                      ( VGA_G
                                                               ), // (o) Green signal
61
62
             .VGA_B
                                      ( VGA_B
                                                               ), // (o) Blue signal
                                      ( VGA_SYNC N
             .VGA_SYNC N
                                                               ), // (0) 0
63
64
             .VGA BLANK N
                                      ( VGA BLANK N
                                                               ), // (o) 1
65
             .VGA DE
                                                               ), // (o) DE signal
66
                                                               ), // (o) if RGB enable
             .VGA_IF_RGBEN
                                      ( w_VGA_IF_RGBEN
67
68
             .VGA BUF RGB
                                      ( w VGA BUF RGB
                                                               ) // (i) buffer RGB
        );
69
```

```
70
        VGA DISPLAY VGA_DISPLAY_inst(
71
72
            .VGA_CLK
                                      VGA_CLK_IN
                                                            ), // (i) vga clk in
73
            .RST_N
                                    (rst N
                                                            ), // (i) reset, High Active
74
            .VGA_IF_RGBEN
                                                            ), // (i)
                                    ( w_VGA_IF_RGBEN
75
                                    ( number_BCD
            .NUMBER BCD
                                                            ), // (i)
                                                            ), // (i)
                                      w_enable
76
            .NUMBER ENABLE
                                    ( HOURLY
                                                            ), // (i)
77
            .HOURLY
78
            .ALARM
                                    ( ALARM
                                                            ), // (i)
                                    ( w VGA BUF RGB
                                                            ) // (o) out
79
            .VGA BUF RGB
80
        );
此处略去数字闪烁代码(与实验5相同)
```

(5) 6 位数码管驱动模块(DigitalTube\_6b) (基本沿用实验 5 模块,但是将闪烁功能上移一层,此处略去)

(6) VGA 时序模块(8位色深,严格按照 VGA 时序图实现)

```
module VGA_TIMING_8b(
1
                                                           , // (i) 65M clock
2
        input
                                   VGA_CLK
        input
3
                                   VGA_RST_N
                                                           , // (i) reset, High Active
4
                                                           , // (o) HSYNC signal
5
                                   VGA HSYNC
       output
                                                           , // (o) VSYNC signal
6
        output
                                   VGA_VSYNC
                                                           , // (o) Red signal
7
                       [ 7:0]
                                   VGA_R
        output
8
        output
                                                           , // (o) Green signal
                       [ 7:0]
                                   VGA_G
                                                           , // (o) Blue signal
9
        output
                       [ 7:0]
                                   VGA B
10
        output
                                   VGA SYNC N
                                                           , // (o) 0
                                   VGA_BLANK_N
                                                           , // (o) 1
11
        output
12
                                                           , // (o) DE signal
13
        output
                                   VGA DE
                                                           , // (o) if RGB enable
14
        output
                                   VGA IF RGBEN
                                   VGA BUF RGB
15
        input
                       [23:0]
                                                             // (i) buffer RGB
16
    );
17
18
    // Defination of parameter
19
    // -----
20
       parameter
21
                                   VGA_H_SyncPulse
                                                           = 11'd136
                                                                               ; // Horizontal Sy
    nc Pulse
                 // = 11'd4;
                                   VGA_H_BackPorch
                                                           = 11'd160
                                                                               ; // Horizontal ba
22
       parameter
    ck porch
                 // = 11'd4;
       parameter
                                   VGA H ActiveVideo
                                                                               ; // Horizontal ac
23
                                                           = 11'd1024
    tive video
                 // = 11'd5;
                                   VGA_H_FrontPorch
24
       parameter
                                                           = 11'd24
                                                                               ; // Horizontal fr
    ont porch
                 // = 11'd4;
                                 //
25
                                   VGA_V_SyncPulse
                                                           = 10'd6
                                                                               ; // Vertical
26
       parameter
                                                                                              Sy
    nc Pulse
                     = 11'd4;
                                   VGA_V_BackPorch
                                                           = 10'd29
27
       parameter
                                                                               ; // Vertical
                                                                                              ba
    ck porch
                  //
                     = 11'd4:
                                   VGA V ActiveVideo
                                                           = 10'd768
                                                                               ; // Vertical
28
       parameter
                                                                                              ac
    tive video
                     = 11'd4;
                 //
29
                                   VGA_V_FrontPorch
                                                           = 10'd3
                                                                               ; // Vertical
                                                                                              fr
        parameter
                 // = 11'd4;
    ont porch
                                 //
30
                                   VGA_H_time1
                                                           = VGA_H_SyncPulse
31
        parameter
                                                                                              ;
    // Horizontal Sync Pulse
```

```
32
      parameter
                              VGA_H_time2
                                                  = VGA_H_time1 + VGA_H_BackPorch
   // Horizontal back porch
                              VGA H time3
                                                  = VGA_H_time2 + VGA_H_ActiveVideo
33
      parameter
   // Horizontal active video
34
      parameter
                              VGA_H_time4
                                                  = VGA_H_time3 + VGA_H_FrontPorch
   // Horizontal front porch
35
                              VGA V time1
                                                  = VGA V SyncPulse
36
      parameter
   // Vertical
               Sync Pulse
37
                              VGA_V_time2
                                                  = VGA_V_time1 + VGA_V_BackPorch
      parameter
   // Vertical
               back porch
38
                              VGA V time3
                                                  = VGA V time2 + VGA V ActiveVideo
      parameter
   // Vertical
               active video
39
                                                  = VGA_V_time3 + VGA_V_FrontPorch
                              VGA V time4
      parameter
   // Vertical front porch
40
   // -----
41
   // Defination of Internal Signals
42
43
   // -----
44
                             r_VGA_HSYNC
      reg
45
      reg
                              r_VGA_VSYNC
                                                  ;
46
      reg
                              r_VGA_DE
47
                              r_VGA_IF_RGBEN
      reg
48
      reg
                    [ 7:0]
                              r_VGA_R
49
                    [ 7:0]
                              r_VGA_G
      reg
50
                              r_VGA_B
      reg
                    [ 7:0]
51
52
                    [10:0]
                              r Hcount
                                                  ; // H sync pulse count
      reg
53
                    [09:0]
                              r_Vcount
                                                  ; // H sync pulse count
      reg
54
55
      wire
                              w if acitve
                                                  ; // Active
56
57
   // -----
58
   // RTL Body
   // -----
59
                 VGA HSYNC
                          = r VGA HSYNC
60
      assign
61
      assign
                VGA_VSYNC
                              = r_VGA_VSYNC
                VGA_DE
62
      assign
                              = r_VGA_DE
63
                VGA_IF_RGBEN
                              = r_VGA_IF_RGBEN
      assign
64
      assign
                 VGA R
                              = r_VGA_R
65
      assign
                 VGA G
                              = r VGA G
                 VGA B
                              = r VGA B
66
      assign
67
                 VGA SYNC N
                              = 1'b0
68
      assign
                              = VGA_HSYNC & r_VGA_VSYNC
69
      assign
                 VGA_BLANK_N
                                                     ; //1'b1
                                                                                 //
70
71
                 w_if_acitve
                              = ((VGA_V_time2 < r_Vcount) && (r_Vcount <= VGA_V_time3)) ? 1'
      assign
   b1 : 1'b0;
72
73
       //-----
      // V Control
74
75
                    ______
76
       always @(negedge VGA_HSYNC or negedge VGA_RST_N) begin
77
          if (VGA_RST_N == 1'b0) begin
             r_Vcount
78
                          <= 10'd0;
79
             r VGA VSYNC
                          <= 1'b1;
          end else begin
80
81
82
             if (r_Vcount < VGA_V_time1) begin</pre>
83
                              <= r Vcount + 10'd1;
                 r Vcount
                 r_VGA_VSYNC
                              <= 1'b0;
84
85
             end else if (r_Vcount < VGA_V_time2) begin</pre>
86
                              <= r_Vcount + 10'd1;
<= 1'b1;
87
                 r_Vcount
                 r VGA VSYNC
88
```

```
89
90
                 end else if (r_Vcount < VGA_V_time3) begin</pre>
91
                                    <= r_Vcount + 10'd1;
                     r_Vcount
                     r_VGA_VSYNC
                                      <= 1'b1;
92
93
94
                 end else if (r_Vcount < VGA_V_time4) begin</pre>
95
                     if (r_Vcount == VGA_V_time4 - 10'd1) begin
96
                                          <= 10'd0;
                         r Vcount
97
                     end else begin
98
                                          <= r_Vcount + 10'd1;
                         r_Vcount
                     end
99
100
                     r_VGA_VSYNC
101
                                      <= 1'b1;
102
103
                 end else begin
104
                     r_Vcount
                                      <= 10'd0;
105
                     r_VGA_VSYNC
                                      <= 1'b1;
106
                 end
107
            end
108
        end
109
110
        // H Control
111
112
        //----
        always @(posedge VGA_CLK or negedge VGA_RST_N) begin
113
114
            if (VGA_RST_N == 1'b0) begin
115
                 r Hcount
                                  <= 0;
116
                 r_VGA_HSYNC
                                  <= 1'b1;
117
                 r_VGA_DE
118
                                  <= 1'b0;
119
                 r_VGA_IF_RGBEN <= 1'b0;
120
                                  <= 8'h0;
121
                 r_VGA_R
122
                 r_VGA_G
                                  <= 8'h0;
123
                 r VGA B
                                  <= 8'h0;
124
            end else begin
125
                 if (r_Hcount < VGA_H_time1) begin</pre>
126
127
                     r Hcount
                                      <= r_Hcount + 11'd1;
128
129
                     r VGA HSYNC
                                      <= 1'b0;
                     r_VGA_DE
                                      <= 1'b0;
130
                     r_VGA_IF_RGBEN <= 1'b0;
131
132
                     r_VGA_R
                                      <= 8'h0;
133
                     r_VGA_G
134
                                      <= 8'h0;
135
                     r_VGA_B
                                      <= 8'h0;
136
137
                 end else if (r_Hcount < VGA_H_time2) begin</pre>
138
                     r_Hcount
                                     <= r_Hcount + 11'd1;
139
140
                     r_VGA_HSYNC
                                      <= 1'b1;
141
                     r_VGA_DE
                                      <= 1'b0;
142
143
                     if (w_if_acitve) begin
144
                         if (r_Hcount < VGA_H_time2 - 11'd3) begin</pre>
                              r_VGA_IF_RGBEN <= 1'b0;
145
146
                         end else begin
                              r_VGA_IF_RGBEN <= 1'b1;
147
148
                         end
149
                     end else begin
150
                         r_VGA_IF_RGBEN <= 1'b0;
151
                     end
152
                                      <= 8'h0;
153
                     r_VGA_R
```

```
154
                     r_VGA_G
                                      <= 8'h0;
155
                                      <= 8'h0;
                     r_VGA_B
156
                 end else if (r_Hcount < VGA_H_time3) begin</pre>
157
158
                     r Hcount
                                      <= r_Hcount + 11'd1;
159
                     r VGA HSYNC
160
                                      <= 1'b1;
161
                     if (w_if_acitve) begin
162
                         r_VGA DE
                                          <= 1'b1;
163
                         if (r Hcount < VGA H time3 - 11'd3) begin
164
165
                              r VGA IF RGBEN <= 1'b1;
166
                         end else begin
                              r_VGA_IF_RGBEN <= 1'b0;
167
168
                         end
169
                                          <= VGA_BUF_RGB[23:16];
170
                         r_VGA_R
                         r_VGA_G
                                          <= VGA_BUF_RGB[15: 8];
171
                         r_VGA_B
172
                                          <= VGA_BUF_RGB[ 7: 0];
173
                     end else begin
174
                         r_VGA_DE
                                           <= 1'b0;
175
                         r_VGA_IF_RGBEN <= 1'b0;
176
                         r VGA R
                                          <= 8'h0;
177
178
                         r_VGA_G
                                          <= 8'h0;
                                          <= 8'h0;
179
                         r_VGA_B
180
                     end
181
182
                 end else if (r_Hcount < VGA_H_time4) begin</pre>
183
184
                     if (r_Hcount == VGA_H_time4 - 11'd1) begin
                         r_Hcount
185
                                          <= 11'd0;
186
                     end else begin
187
                         r_Hcount
                                          <= r_Hcount + 11'd1;
188
                     end
189
190
                     r_VGA_HSYNC
                                      <= 1'b1;
191
                     r_VGA_DE
                                      <= 1'b0;
                     r_VGA_IF_RGBEN <= 1'b0;
192
193
194
                     r VGA R
                                      <= 8'h0;
195
                     r VGA G
                                      <= 8'h0;
196
                     r_VGA_B
                                      <= 8'h0;
197
198
199
                 end else begin
200
                     r_Hcount
                                      <= 0;
201
202
                     r_VGA_HSYNC
                                      <= 1'b1;
203
                     r_VGA_DE
                                      <= 1'b0;
                     r_VGA_IF_RGBEN
                                     <= 1'b0;
204
205
206
                     r_VGA_R
                                      <= 8'h0;
207
                     r_VGA_G
                                      <= 8'h0;
208
                     r\_VGA\_B
                                      <= 8'h0;
209
                 end
210
            end
        end
211
212
```

(7) VGA 显示模块(给 VGA 时序提供显示数据,由于篇幅过长且主要为模块实例化代码,因此仅给出 计算当前显示 XY 坐标的代码)

```
1
      always @(posedge VGA_CLK or negedge RST_N) begin
2
          if (!RST_N) begin
3
             r_VGA_IF_RGBEN_1
                              <= 1'b0;
4
          end else begin
5
             if (VGA_IF_RGBEN) begin
                 r_VGA_IF_RGBEN_1
6
                                 <= 1'b1;
7
             end else begin
                 r_VGA_IF_RGBEN_1
8
                                 <= 1'b0;
9
             end
10
          end
      end
11
12
13
      always @(posedge VGA_CLK or negedge RST_N) begin
14
          if (!RST_N) begin
15
             r_X
                    <= 11'd0;
                    <= 11'd0;
16
             r_Y
          end else begin
17
18
             if (w_VGA_IF_RGBEN_1) begin
19
                 if (r_X < (p_DISPLAY_X - 11'd1)) begin
20
                    r_X
                           \leftarrow r_X + 11'd1;
                 end else begin
21
                    r_X <= 11'd0;
22
23
                    if (r_Y < (p_DISPLAY_Y - 11'd1)) begin
                       r_Y
24
                              <= r_Y + 11'd1;
25
                    end else begin
26
                       r_Y
                              <= 11'd0;
27
                    end
                 end
28
29
             end else begin
30
                 r_X
                       <= r_X;
                 r_Y
31
                       <= r_Y;
32
             end
          end
33
34
      end
   (8) 背景显示模块(实现循环彩虹渐变)
   module VGA_DISPLAY_BACK (
1
                              VGA_CLK
2
      input
                                                  , // (i) vga clk in
                                                  , // (i) reset, High Active
3
                              RST_N
      input
                                                  , // (i)
4
       input
                              VGA_IF_RGBEN_1
                                                  , // (i)
5
      input
                    [10:0]
                              DISPLAY_X
                                                  , // (i)
                              DISPLAY_Y
                    [10:0]
6
      input
                    [10:0]
                                                  , // (i)
7
      input
                              CURRENT X
                                                  , // (i)
8
                              CURRENT Y
      input
                    [10:0]
9
      output
                    23:0
                              VGA BUF RGB
                                                    // (o)
10
   );
11
12
   // -----
13
   // Defination of parameter
   // -----
14
15
                                                  = 24'd2 000 000; // = 24'd6; //
      parameter
                              Color_Cnt_Num
16
                                                      = 4'd0
       // parameter
                                 RGB Cnt Num1
17
18
                              RGB Cnt Num2
                                                  = 4'd0
      parameter
19
   // -----
20
   // Defination of Internal Signals
21
   // -----
22
23
                    [23:0]
                             r_VGA_BUF_RGB
      reg
                                                  ;
24
25
      reg
                    [23:0]
                              r_color_cnt
26
      reg
                    [23:0]
                              r_rgb
27
```

```
28
                           reg
                                                                                [23:0]
                                                                                                                        r_rgb1
                                                                                             [03:0]
29
                           // reg
                                                                                                                                      r_rgbcnt1
30
31
                                                                                 [23:0]
                                                                                                                        r_rgb2
                           reg
32
                           reg
                                                                                 03:0
                                                                                                                         r_rgbcnt2
33
34
35
             // RTL Body
36
              // -----
37
                           assign
                                                                                                                       VGA BUF RGB
                                                                                                                                                                                                        = r VGA BUF RGB;
38
39
                           always @(posedge VGA_CLK or negedge RST_N) begin
40
                                         if (RST_N == 1'b0) begin
41
                                                      r_VGA_BUF_RGB
                                                                                                           <= 24'hff_ff_ff;
                                                                                                            <= 24'hff_00_00;
42
                                                      r_rgb1
                                                                                                           <= 24'hff_00_00;
43
                                                     r_rgb2
                                                      // r_rgbcnt1
44
                                                                                                                        <= 4'd0;
45
                                                     r_rgbcnt2
                                                                                                           <= 4'd0;
46
                                         end else begin
47
                                                      if (VGA_IF_RGBEN_1) begin
48
                                                                   r_VGA_BUF_RGB
                                                                                                                    <= r_rgb2;
49
                                                                   if (CURRENT_X == (DISPLAY_X - 11'd1)) begin
50
                                                                                 if (CURRENT_Y == (DISPLAY_Y - 11'd1)) begin
51
52
                                                                                                                                      <= r_rgb;
                                                                                              r_rgb1
53
                                                                                              r_rgb2
                                                                                                                                       <= r_rgb;
54
                                                                                 end else begin
55
                                                                                              r_rgb1
                                                                                                                                       <= r_rgb1;
56
                                                                                              r_rgb2
                                                                                                                                       <= r_rgb1;
57
58
59
                                                                   end else begin
60
                                                                                                                         <= r_rgb1;
                                                                                r_rgb1
61
62
                                                                                 r_rgbcnt2
                                                                                                                        <= r_rgbcnt2 + 4'd1;
                                                                                 if (r_rgbcnt2 == RGB_Cnt_Num2) begin
63
64
                                                                                              r_rgbcnt2
                                                                                                                                   <= 4'd0;
65
                                                                                              if ((r rgb2[23:16] == 8'hff) && (r rgb2[15:8] < 8'hff) && (r rgb2[7:0]
66
                 == 8'h00)) begin
67
                                                                                                           r_rgb2[15:8]
                                                                                                                                                                 <= r_rgb2[15:8] + 8'h1;
68
69
                                                                                              end else if ((r_rgb2[23:16] > 8'h00) && (r_rgb2[15:8] == 8'hff) && (r_rgb
              rgb2[7:0] == 8'h00)) begin
                                                                                                                                                              <= r_rgb2[23:16] - 8'h1;
70
                                                                                                           r_rgb2[23:16]
71
72
                                                                                              end else if ((r_rgb2[23:16] == 8'h00) \& (r_rgb2[15:8] == 8'hff) \& (r_rgb2[15:8] == 8'hff) & (r
              _rgb2[7:0] < 8'hff)) begin
73
                                                                                                           r_rgb2[7:0]
                                                                                                                                                                 <= r_rgb2[7:0] + 8'h1;
74
75
                                                                                              end else if ((r_rgb2[23:16] == 8'h00) && (r_rgb2[15:8] > 8'h00) && (r_
              rgb2[7:0] == 8'hff)) begin
76
                                                                                                            r_rgb2[15:8]
                                                                                                                                                                 <= r_rgb2[15:8] - 8'h1;
77
                                                                                               end else if ((r_rgb2[23:16] < 8'hff) && (r_rgb2[15:8] == 8'h00) && (r_
78
              rgb2[7:0] == 8'hff)) begin
79
                                                                                                            r_rgb2[23:16] <= r_rgb2[23:16] + 8'h1;
80
                                                                                              end else if ((r rgb2[23:16] == 8'hff) && (r rgb2[15:8] == 8'h00) && (r
81
              rgb2[7:0] > 8'h00)) begin
82
                                                                                                           r_rgb2[7:0]
                                                                                                                                                                 <= r_rgb2[7:0] - 8'h1;
                                                                                              end
83
                                                                                end
84
85
                                                                   end
```

```
86
87
                                     end else begin
                                              r_VGA_BUF_RGB
88
                                                                                   <= 24'h00 00 00;
89
                                     end
90
                            end
91
                  end
92
                   always @(posedge VGA_CLK or negedge RST_N) begin
93
94
                            if (RST N == 1'b0) begin
95
                                     r_color_cnt <= 24'd0;
96
                                                                 <= 24'hff 00 00;
                                     r rgb
97
                            end else begin
98
                                     if (VGA_IF_RGBEN_1) begin
99
                                               if (r_color_cnt < Color_Cnt_Num) begin</pre>
100
                                                        r_color_cnt <= r_color_cnt + 24'd1;
101
                                               end else begin
102
                                                       r_color_cnt <= 24'd0;
103
                                                        if ((r_rgb[23:16] == 8'hff) && (r_rgb[15:8] < 8'hff) && (r_rgb[7:0] == 8'h
104
          00)) begin
105
                                                                 r_rgb[15:8]
                                                                                                      \leftarrow r_rgb[15:8] + 8'h1;
106
                                                        end else if ((r_rgb[23:16] > 8'h00) \&\& (r_rgb[15:8] == 8'hff) \&\& (r_rgb[7:4])
107
          0] == 8'h00)) begin
108
                                                                 r_rgb[23:16]
                                                                                                      \leftarrow r_rgb[23:16] - 8'h1;
109
                                                        end else if ((r_rgb[23:16] == 8'h00) && (r_rgb[15:8] == 8'hff) && (r_rgb[7]
110
          :0] < 8'hff)) begin
                                                                                                      <= r_rgb[7:0] + 8'h1;
111
                                                                 r_rgb[7:0]
112
113
                                                       end else if ((r_rgb[23:16] == 8'h00) && (r_rgb[15:8] > 8'h00) && (r_rgb[7:
          0] == 8'hff)) begin
114
                                                                                                      <= r_rgb[15:8] - 8'h1;
                                                                 r_rgb[15:8]
115
                                                       end else if ((r_rgb[23:16] < 8'hff) && (r_rgb[15:8] == 8'h00) && (r_rgb[7:8]) == 8'h00 && (r_r
116
          0] == 8'hff)) begin
117
                                                                 r_rgb[23:16]
                                                                                                      \leftarrow r_rgb[23:16] + 8'h1;
118
                                                        end else if ((r_rgb[23:16] == 8'hff) && (r_rgb[15:8] == 8'h00) && (r_rgb[7])
119
          :0] > 8'h00)) begin
120
                                                                                                      <= r_rgb[7:0] - 8'h1;
                                                                  r rgb[7:0]
121
122
                                                       end
                                              end
123
                                     \quad \text{end} \quad
124
125
                            end
                  end
126
127
128 endmodule
          (9) 1 位数字显示模块(实现指定位置指定数字的显示)
          module VGA DISPLAY NUM (
1
                                                                                                                                           , // (i) vga clk in
                                                                                   VGA CLK
2
                   input
                                                                                                                                           , // (i) reset, High Active
3
                   input
                                                                                   RST N
4
                                                                                   ENABLE
                                                                                                                                           , // (i)
                   input
5
                                                                                   VGA_IF_RGBEN_1
                                                                                                                                           , // (i)
                   input
                                                                                                                                           , // (i)
                                                        [10:0]
6
                   input
                                                                                   POSITION X
7
                                                        [10:0]
                                                                                   POSITION Y
                                                                                                                                           , // (i)
                   input
8
                   input
                                                        [10:0]
                                                                                   CURRENT X
                                                                                                                                           , // (i)
9
                                                                                                                                           , // (i)
                                                        [10:0]
                                                                                   CURRENT Y
                   input
                                                                                                                                           , // (i)
10
                                                        [ 3:0]
                                                                                   NUMBER
                  input
                                                                                                                                           , // (o)
```

COVER

VGA\_BUF\_RGB

// (o)

[23:0]

11

12

output

output

```
13
    );
14
15
   // Defination of parameter
17
18
                                     p_NUM_X
                                                              = 11'd16
        parameter
                         [10:0]
19
                         [10:0]
                                     p_NUM_Y
                                                              = 11'd32
        parameter
20
由于篇幅所限,此处略去 0~9 数字的编码常数
21
22
    // Defination of Internal Signals
23
24
                                     r COVER
                                                              = 1'b0
25
        reg
                         [23:0]
                                                              = 24'h00 00 00
                                     r VGA BUF RGB
26
        wire
                                                              = ( (POSITION_Y <= CURRENT_Y)</pre>
27
                                     w_IN_POSTION
                                                              && (CURRENT_Y < POSITION_Y + p_NUM_Y)
28
29
                                                              && (POSITION X <= CURRENT X)
                                                              && (CURRENT X < POSITION X + p NUM X)
30
    ) ? 1'b1 : 1'b0;
31
32
33
    // RTL Body
34
35
        assign
                                                              = r_COVER
36
        assign
                                     VGA_BUF_RGB
                                                              = r_VGA_BUF_RGB
37
38
39
        always @(posedge VGA_CLK or negedge RST_N) begin
40
            if (RST_N == 1'b0) begin
                r_COVER
41
                                 <= 1'b0;
42
                r_VGA_BUF_RGB
                                <= 24'h00_00_00;
43
            end else begin
                 if ((ENABLE) && (w_IN_POSTION == 1'b1)) begin
44
                     case (CURRENT_Y)
45
46
                         (POSITION_Y + 11'd00): r_COVER <= p_NUM_00[CURRENT_X - POSITION_X + (NUMB
    ER << 4)];
47
                         (POSITION_Y + 11'd01):
                                                 r_COVER <= p_NUM_01[CURRENT_X - POSITION_X + (NUMB
    ER << 4)];
                         (POSITION_Y + 11'd02): r_COVER <= p_NUM_02[CURRENT_X - POSITION_X + (NUMB
48
    ER << 4)];
                         (POSITION_Y + 11'd03):
                                                 r_COVER <= p_NUM_03[CURRENT_X - POSITION_X + (NUMB
49
    ER << 4)];
                         (POSITION Y + 11'd04):
                                                 r_COVER <= p_NUM_04[CURRENT_X - POSITION_X + (NUMB
50
    ER << 4);
                         (POSITION Y + 11'd05):
                                                 r COVER <= p NUM 05[CURRENT X - POSITION X + (NUMB
51
    ER << 4);
                         (POSITION_Y + 11'd06):
                                                 r_COVER <= p_NUM_06[CURRENT_X - POSITION_X + (NUMB
52
    ER << 4)];
53
                         (POSITION_Y + 11'd07):
                                                 r_COVER \leftarrow p_NUM_07[CURRENT_X - POSITION_X + (NUMB)]
    ER << 4)];
                         (POSITION_Y + 11'd08):
54
                                                 r\_COVER \leftarrow p\_NUM\_08[CURRENT\_X - POSITION\_X + (NUMB)]
    ER << 4)];
55
                         (POSITION_Y + 11'd09):
                                                 r_COVER \leftarrow p_NUM_09[CURRENT_X - POSITION_X + (NUMB)]
    ER << 4)];
                         (POSITION_Y + 11'd10): r_COVER <= p_NUM_10[CURRENT_X - POSITION_X + (NUMB
56
    ER << 4)];
                         (POSITION_Y + 11'd11): r_COVER <= p_NUM_11[CURRENT_X - POSITION_X + (NUMB
    ER << 4)];
                         (POSITION_Y + 11'd12): r_COVER <= p_NUM_12[CURRENT_X - POSITION_X + (NUMB
58
    ER << 4)];
```

```
59
                          (POSITION_Y + 11'd13): r_COVER <= p_NUM_13[CURRENT_X - POSITION_X + (NUMB
    ER << 4)];
60
                          (POSITION Y + 11'd14):
                                                   r_COVER <= p_NUM_14[CURRENT_X - POSITION_X + (NUMB
    ER << 4)];
                          (POSITION Y + 11'd15):
                                                   r COVER <= p NUM 15[CURRENT X - POSITION X + (NUMB
61
    ER << 4)];
                                                   r COVER <= p NUM 16 CURRENT X - POSITION X + (NUMB
                          (POSITION Y + 11'd16):
62
    ER << 4)];
                                                   r\_COVER \leftarrow p\_NUM\_17[CURRENT\_X - POSITION\_X + (NUMB)]
                          (POSITION Y + 11'd17):
63
    ER << 4)];
                          (POSITION Y + 11'd18):
                                                   r COVER <= p NUM 18 CURRENT X - POSITION X + (NUMB
64
    ER << 4)];
                          (POSITION Y + 11'd19):
                                                   r COVER <= p NUM 19[CURRENT X - POSITION X + (NUMB
65
    ER << 4)];
66
                          (POSITION Y + 11'd20):
                                                   r_COVER <= p_NUM_20[CURRENT_X - POSITION_X + (NUMB
    ER << 4)];
                                                   r\_COVER \leftarrow p\_NUM\_21[CURRENT\_X - POSITION\_X + (NUMB)]
67
                          (POSITION_Y + 11'd21):
    ER << 4)];
68
                          (POSITION_Y + 11'd22):
                                                   r_COVER \leftarrow p_NUM_22[CURRENT_X - POSITION_X + (NUMB)]
    ER << 4)];
69
                          (POSITION_Y + 11'd23):
                                                   r_COVER <= p_NUM_23[CURRENT_X - POSITION_X + (NUMB
    ER << 4)];
70
                          (POSITION Y + 11'd24):
                                                   r_COVER \leftarrow p_NUM_24[CURRENT_X - POSITION_X + (NUMB)]
    ER << 4)];
                          (POSITION Y + 11'd25):
                                                   r_COVER \leftarrow p_NUM_25[CURRENT_X - POSITION_X + (NUMB)]
71
    ER << 4)];
72
                          (POSITION Y + 11'd26):
                                                   r_{OVER} \leftarrow p_{NUM}_{26}[CURRENT_X - POSITION_X + (NUMB)]
    ER << 4)];
                          (POSITION Y + 11'd27):
                                                   r_COVER \leftarrow p_NUM_27[CURRENT_X - POSITION_X + (NUMB)]
73
    ER << 4)];
74
                          (POSITION Y + 11'd28):
                                                   r COVER <= p NUM 28[CURRENT X - POSITION X + (NUMB
    ER << 4)];
75
                                                   r_COVER <= p_NUM_29[CURRENT_X - POSITION_X + (NUMB
                          (POSITION Y + 11'd29):
    ER << 4)];
76
                          (POSITION_Y + 11'd30): r_COVER <= p_NUM_30[CURRENT_X - POSITION_X + (NUMB
    ER << 4)];
77
                          (POSITION_Y + 11'd31): r_COVER <= p_NUM_31[CURRENT_X - POSITION_X + (NUMB
    ER << 4)];
78
                         default:
                                                   r COVER <= 1'b0;
79
                     endcase
80
                     r VGA BUF RGB
                                      <= 24'hff ff ff;
                 end else begin
81
82
                     r COVER
                                      <= 1'b0;
83
                     r VGA BUF RGB
                                      <= 24'h00 00 00;
84
                 end
            \quad \text{end} \quad
85
86
        end
```

- (10) 其他显示模块(包含符号、文字等) (由于原理与数字显示模块均相同,此处略去)
- (11) 逻辑模块(DigitalClock\_Logic) (沿用实验 5 模块,此处略去)

#### (五) 实验效果

最终完整实现功能。

# (1) 时钟



# (2) 秒表

