# Betriebssysteme

8. Tutorium - Caches

Peter Bohner

20. Dezember 2024

ITEC - Operating Systems Group

How many do you typically have in your computer?

## How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more> and your RAM

How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more> and your RAM

And why do you have multiple?

## How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more> and your RAM

### And why do you have multiple?

 $\cdot$  Fast caches are expensive (and size limited)  $\Rightarrow$  Small

### How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more> and your RAM

### And why do you have multiple?

- Fast caches are expensive (and size limited) ⇒ Small
- · Multiple levels of slower but larger caches arranged in a cache hierarchy

## How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more> and your RAM

### And why do you have multiple?

- Fast caches are expensive (and size limited) ⇒ Small
- · Multiple levels of slower but larger caches arranged in a cache hierarchy

## Why do caches even work?

## How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more> and your RAM

### And why do you have multiple?

- Fast caches are expensive (and size limited) ⇒ Small
- · Multiple levels of slower but larger caches arranged in a cache hierarchy

#### Why do caches even work?

Two main principles:

· Temporal locality: Memory that was accessed will be accessed again soon

## How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more> and your RAM

### And why do you have multiple?

- Fast caches are expensive (and size limited) ⇒ Small
- · Multiple levels of slower but larger caches arranged in a cache hierarchy

#### Why do caches even work?

Two main principles:

- · Temporal locality: Memory that was accessed will be accessed again soon
- Spatial locality: If address X was accessed,  $X \pm 1$  will likely be accessed soon  $\rightarrow$  Don't just cache single words but entire lines. How large?

⇒ Don't just cache single words but entire *lines*. How large?

## How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more> and your RAM

### And why do you have multiple?

- Fast caches are expensive (and size limited) ⇒ Small
- Multiple levels of slower but larger caches arranged in a cache hierarchy

#### Why do caches even work?

Two main principles:

- · Temporal locality: Memory that was accessed will be accessed again soon
- Spatial locality: If address X was accessed,  $X \pm 1$  will likely be accessed soon  $\Rightarrow$  Don't just cache single words but entire *lines*. How large? Probably  $\geq 64$  Bytes for *reasons*

## Cache lines

Why is a cache line useful? Can't we just make N memory accesses?

#### Cache lines

Why is a cache line useful? Can't we just make N memory accesses? Reading a chunk from DRAM is *much* more efficient than reading them one after another

# **Cache Types**

# What types do you know?

Fully Associative

# Cache Types

## What types do you know?

- Fully Associative
- Set-Associative

# **Cache Types**

## What types do you know?


- Fully Associative
- Set-Associative
- Direct Mapped


### What is that?


Address


Tag Line Offset

Cache Lines	
Tag	Data









#### What is that?

Address

Tag Line Offset

Cache Lines	
Tag	Data

## When can cache misses happen here?

#### What is that?

Address

Tag Line Offset

Cache Lines	
Tag	Data

## When can cache misses happen here?

· Never accessed that address before. Called a

#### What is that?

Address

Tag Line Offset

Cache Lines	
Tag	Data

## When can cache misses happen here?

Never accessed that address before. Called a Compulsory Miss

#### What is that?

Address

Tag Line Offset

Cache Lines	
Tag	Data

### When can cache misses happen here?

- Never accessed that address before. Called a Compulsory Miss
- · Cache was full and it was evicted. Called a

#### What is that?

Address

Tag Line Offset

Cache Lines	
Tag	Data


## When can cache misses happen here?


- Never accessed that address before. Called a Compulsory Miss
- · Cache was full and it was evicted. Called a Capacity Miss


### What is that?




Cache Lines	
Tag	Data









### What is that?



Cache Lines	
Tag	Data

When can cache misses happen here?

#### What is that?



Cache Lines	
Tag	Data

## When can cache misses happen here?

· Never accessed that address before. Called a

#### What is that?



Cache Lines	
Tag	Data

### When can cache misses happen here?

Never accessed that address before. Called a Compulsory Miss

#### What is that?



Cache Lines	
Tag	Data

### When can cache misses happen here?

- Never accessed that address before. Called a Compulsory Miss
- · Cache was full and it was evicted. Called a

#### What is that?



Cache Lines	
Tag	Data


## When can cache misses happen here?


- Never accessed that address before. Called a Compulsory Miss
- · Cache was full and it was evicted. Called a Capacity Miss






Cache Lines	
Tag	Data









### **Conflict misses**


There was space, but it was mapped to the same slot!






### Insertion

Find the correct set using the index, then treat each set as a Fully Associative cache.




### Insertion

Find the correct set using the index, then treat each set as a Fully Associative cache.




### Insertion

Find the correct set using the index, then treat each set as a Fully Associative cache.



7



### Conflict misses!

There was space, but it was mapped to the same set!

### You have a Cache and real memory behind

What do you do when you write to ...

... an address in the cache?

### You have a Cache and real memory behind

- ... an address in the cache?
  - · Write Through:

### You have a Cache and real memory behind

- ... an address in the cache?
  - Write Through: Update the cache and the main memory

### You have a Cache and real memory behind

- ... an address in the cache?
  - Write Through: Update the cache and the main memory
  - · Write Back:

### You have a Cache and real memory behind

- ... an address in the cache?
  - · Write Through: Update the cache and the main memory
  - · Write Back: Update only the cache. Update main memory on eviction
- ... an address not in the cache?

### You have a Cache and real memory behind

- ... an address in the cache?
  - · Write Through: Update the cache and the main memory
  - · Write Back: Update only the cache. Update main memory on eviction
- ... an address not in the cache?
  - · Write-allocate:

### You have a Cache and real memory behind


- ... an address in the cache?
  - · Write Through: Update the cache and the main memory
  - · Write Back: Update only the cache. Update main memory on eviction
- ... an address not in the cache?
  - · Write-allocate: First load it into the cache. Then see above


### You have a Cache and real memory behind

- ... an address in the cache?
  - · Write Through: Update the cache and the main memory
  - · Write Back: Update only the cache. Update main memory on eviction
- ... an address not in the cache?
  - · Write-allocate: First load it into the cache. Then see above
  - Write-to-memory:


### You have a Cache and real memory behind

- ... an address in the cache?
  - · Write Through: Update the cache and the main memory
  - · Write Back: Update only the cache. Update main memory on eviction
- ... an address not in the cache?
  - · Write-allocate: First load it into the cache. Then see above
  - · Write-to-memory: Don't load into cache, modify in memory






### At which position do you put the cache?



What kind of addresses does this use for Index/Tag?

### At which position do you put the cache?



What kind of addresses does this use for Index/Tag?

Virtually Indexed, Virtually Tagged (VIVT)

### What kind of addresses does this use for Index/Tag?

Virtually Indexed, Virtually Tagged (VIVT)

### What kind of addresses does this use for Index/Tag?

Virtually Indexed, Virtually Tagged (VIVT)

### Benefits? Drawbacks?

+ Fast, no address translation

### What kind of addresses does this use for Index/Tag?


Virtually Indexed, Virtually Tagged (VIVT)

- + Fast, no address translation
- Ambiguity Problem (The same virtual address might point to different physical addresses over time)


### What kind of addresses does this use for Index/Tag?

Virtually Indexed, Virtually Tagged (VIVT)

- + Fast, no address translation
- Ambiguity Problem (The same virtual address might point to different physical addresses over time)
- Alias Problem (Multiple virtual addresses might point to the same physical address)




### At which position do you put the cache?



What kind of addresses does this use for Index/Tag?

### At which position do you put the cache?



What kind of addresses does this use for Index/Tag?

Virtually Indexed, Physically Tagged (VIPT)

### What kind of addresses does this use for Index/Tag?

Virtually Indexed, Physically Tagged (VIPT)

### What kind of addresses does this use for Index/Tag?


Virtually Indexed, Physically Tagged (VIPT)

- + Still relatively fast: Can lookup the index while the MMU works
- + Ambiguity solved, as it is tagged by physical address (iff

### What kind of addresses does this use for Index/Tag?

Virtually Indexed, Physically Tagged (VIPT)

- + Still relatively fast: Can lookup the index while the MMU works
- + Ambiguity solved, as it is tagged by physical address (iff the entire PFN is used as a tag!)
- Alias Problem (sometimes!)



# At which position do you put the cache? V-Addr MMU P-Addr P-Addr Main Memory Data Data Data

What kind of addresses does this use for Index/Tag?

## At which position do you put the cache? V-Addr MMU P-Addr P-Addr Data Data P-Addr Data Data

What kind of addresses does this use for Index/Tag?

Physically Indexed, Physically Tagged (PIPT)

What kind of addresses does this use for Index/Tag?

Physically Indexed, Physically Tagged (PIPT)

### What kind of addresses does this use for Index/Tag?

Physically Indexed, Physically Tagged (PIPT)

### Benefits? Drawbacks?

+ Transparent to CPU: no alias, no ambiguity

### What kind of addresses does this use for Index/Tag?

Physically Indexed, Physically Tagged (PIPT)

- + Transparent to CPU: no alias, no ambiguity
- + Coherency can be implemented in hardware

### What kind of addresses does this use for Index/Tag?

Physically Indexed, Physically Tagged (PIPT)

- + Transparent to CPU: no alias, no ambiguity
- + Coherency can be implemented in hardware
- Allocation conflicts

### What kind of addresses does this use for Index/Tag?

Physically Indexed, Physically Tagged (PIPT)

### Benefits? Drawbacks?

- + Transparent to CPU: no alias, no ambiguity
- + Coherency can be implemented in hardware
- Allocation conflicts

### Allocation conflicts

· How well do you think *contiguous* virtual pages fit into the cache?

### What kind of addresses does this use for Index/Tag?

Physically Indexed, Physically Tagged (PIPT)

### Benefits? Drawbacks?

- + Transparent to CPU: no alias, no ambiguity
- + Coherency can be implemented in hardware
- Allocation conflicts

### Allocation conflicts

- · How well do you think contiguous virtual pages fit into the cache?
- · Maybe not so well. The cache operates on physical addresses
- ⇒ Sequential virtual pages might be mapped to *conflicting* physical ones!

### Pipes

### ls | less

Write a C-program for Linux that creates two child processes, *ls* and *less* and uses an ordinary pipe to redirect the standard output of ls to the standard input of less.

### THAIS THE MORT DETORE CHRISTING AT THY PAPILLY'S HOUSE. THEN LEDE NO SOLINGS OF STRENG SINC THE CLOCK OF A TOUSE.

XKCD 361 - Christmas Back Home

### FRAGEN?



https://forms.gle/9CwJSKidKibubran9
Bis nächste Woche