

INDEX

001 TATBLE OF CONTENTS
002 BLOCK DIAGRAM

System Diagram

004 POWER FLOW

041 M.2 CONN/WIRELESS
042 Merge XDP/DEBUG
043 PCH SIDEBAND
044 USB3
046 PCH HEADER
047 FP PWR

AST2500 BMC

050 AST2500 PCIE/DDR4/LPC/SMB
051 AST2500 SPI/UART/RGMII
052 AST2500 VGA/FAN/ADC/USB/SPI
053 AST2500 POWER/GND
056 AST2500 JTAG
057 AST2500 FAN
058 AST2500 STRAP
059 AST2500 PHY0 88E1512
061 AST2500 SMBUS
062 AST2500 VGA
063 ESPI

LAN

065 I350 LAN0
066 I350 LAN0
067 I350 LAN0
068 I350 LAN1
069 I350 LAN1
070 I350 LAN1
071 I350 LAN1 BYPASS01
072 I350 LAN1 BYPASS23
073 I350 LAN2
074 I350 LAN2
075 I350 LAN2
076 I350 LAN3
077 I350 LAN3
078 I350 LAN3

CPLD

079 CPLD-1
080 CPLD-2
081 CPLD-3

Other

082 JTAG MUX
083 2X2 RJ45
084 2x4 RJ45
086 PWR CONN
087 LCM OTHER
088 MECH

Power Solution

090 +3P3V_DUAL_CPLD
091 VCORE CONTROLLER
092 VCORE DRIVER 2-1
093 VCORE DRIVER 2-2
094 VCORE CAP
095 VCCGT DRIVER 1-1
096 VCCGT CAP
097 VCCSA
098 VCCIO
099 1P05V_PCH_DUAL
100 VDDQ & VTT
101 VPP
102 VCCST & 5V_RELAY
103 3P3V_DAUL
104 2P5V_DUAL
105 1P2V_DUAL
106 1P15V_DUAL
107 P1V8/3V3_PGPPA
108 P12V_P5V_DUAL
109.+1V_LAN
110. +1P8V_LAN
110. +1P8V_LAN

CPU

014 CPU CHA
015 CPU CHB
016 CPU PCIE
017 CPU MISC
018 CPU POWER
019 CPU GND
021 CPU SIDE BAND

DDR4 DIMMs


023 CHA DIMMA0
024 CHA DIMMA1
025 CHB DIMMB0
026 CHB DIMMB1


PCIE Slot

027 PCIE MUX
028 PCIE REDRIVER
029 PCIE1 X8 OCP 3.0
030 PCIE2 X8 MUX OCP 3.0
031 PCIE2 X8 MUX SLOT

CANNON LAKE PCH

032 PCH SPI/ESPI
033 PCH DMI/PCIE/SATA/USB
034 PCH GPIO/I2C
035 PCH CLOCK
036 PCH XDP
037 PCH POWER
038 PCH GND
039 FLASH SPI/TPM
040 SATA 2.5" HDD
041 M.2 CONN/WIRELESS





<Variant Name>		
PEGATRON		Title : 003 PAGE
PEGATRON PROPRIETARY AND CONFIDENTIAL		
PEGATRON CORPORATION		Engineer: <i>Ryan2_Wang</i>
Size A3	Project Name CLCL-N	Rev 1.00
Date: <i>Tuesday, November 27, 2018</i>		Sheet <i>3</i> of <i>110</i>

Mehlow/CLCL-N Power Flow


Paddle Card

+12V

+5VSB

+5V

+3V



Switching

Linear

SPDT


<Variant Name>

PEGATRON Title : 004 POWER FLOW

Engineer: Gary Chang

Size A2 Project Name CLCL-N Rev 1.00

DATE: Tuesday, November 27, 2018 Sheet 4 of 110



<Variant Name>		
<div><div>PEGATRON</div><div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div></div>		
Title : 005 PAGE		
PEGATRON CORPORATION		
Engineer: Ryan2_Wang		
Size	Project Name	Rev
A3	CLCL-N	1.00
Date: Tuesday, November 27, 2018		
Sheet 5 of 110		



<Variant Name>

<div>PEGATRON</div> <div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div>			Title : 006 PAGE		
PEGATRON CORPORATION			Engineer: <i>Ryan2_Wang</i>		
Size	Project Name				Rev
A3	CLCL-N				1.00
Date: Tuesday, November 27, 2018			Sheet 6 of 110		



<Variant Name>		
<div><div>PEGATRON</div><div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div></div> <div>Title : 007 PAGE</div>		
<div><div>PEGATRON CORPORATION</div><div>Engineer: Ryan2_Wang</div></div>		
<div><div>Size</div><div>A3</div></div>	<div><div>Project Name</div><div>CLCL-N</div></div>	<div><div>Rev</div><div>1.00</div></div>
<div><div>Date: Tuesday, November 27, 2018</div><div>Sheet 7 of 110</div></div>		



<Variant Name>		
<div><div>PEGATRON</div><div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div></div>		
Title : 008 PAGE		
PEGATRON CORPORATION		
Engineer: Ryan2_Wang		
Size	Project Name	Rev
A3	CLCL-N	1.00
Date: Tuesday, November 27, 2018		
Sheet 8 of 110		



<Variant Name>		
<div><div>PEGATRON</div><div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div></div>		
Title : 009 PAGE		
PEGATRON CORPORATION		
Engineer: Ryan2_Wang		
Size	Project Name	Rev
A3	CLCL-N	1.00
Date: Tuesday, November 27, 2018		
Sheet 9 of 110		



<Variant Name>		
<div><div>PEGATRON</div><div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div></div> <div>Title : 010 PAGE</div>		
<div><div>PEGATRON CORPORATION</div><div>Engineer: Ryan2_Wang</div></div>		
<div><div>Size</div><div>A3</div></div>	<div><div>Project Name</div><div>CLCL-N</div></div>	<div><div>Rev</div><div>1.00</div></div>
<div><div>Date: Tuesday, November 27, 2018</div><div>Sheet 10 of 110</div></div>		



<Variant Name>		
PEGATRON		Title : 011 PAGE
PEGATRON PROPRIETARY AND CONFIDENTIAL		
PEGATRON CORPORATION		Engineer: <i>Ryan2_Wang</i>
Size A3	Project Name CLCL-N	Rev 1.00
Date: <i>Tuesday, November 27, 2018</i>		
Sheet 11 of 110		





<Variant Name>		
<div><div>PEGATRON</div><div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div></div>		
Title : 012 PAGE		
PEGATRON CORPORATION		
Engineer: Ryan2_Wang		
Size	Project Name	Rev
A3	CLCL-N	1.00
Date: Tuesday, November 27, 2018		
Sheet 12 of 110		




<Variant Name>

<div>PEGATRON</div> <div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div>			Title : 013 PAGE		
PEGATRON CORPORATION			Engineer: <i>Ryan2_Wang</i>		
Size	Project Name				Rev
A3	CLCL-N				1.00
Date: Tuesday, November 27, 2018			Sheet	13	of 110










+1V_VCCIO R1 1 2 24.9 OHM 1% PEG_RCOMP L7




Close to CPU
Max. Length 400(mils)



CFG2	CFG6	CFG5	PCI-E CONFIG
0 (REVERSE)	0	0	X8 X4 X4 (DEFAULT)
0 (REVERSE)	0	1	RESERVED
1 (NORMAL)	1	0	X8 X8
1 (NORMAL)	1	1	X16











<Variant Name>		
<div><div>PEGATRON</div><div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div></div> <div>Title : 020 PAGE</div>		
<div><div>PEGATRON CORPORATION</div><div>Engineer: Ryan2_Wang</div></div>		
<div><div>Size</div><div>A3</div></div>	<div><div>Project Name</div><div>CLCL-N</div></div>	<div><div>Rev</div><div>1.00</div></div>
<div><div>Date: Tuesday, November 27, 2018</div><div>Sheet 20 of 110</div></div>		


DIMM EVENT




PROCHOT




PCH THERMTRIP



VCCST_PWRGD




THROTTLE





<Variant Name>

<div>PEGATRON</div> <div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div>			Title : 022 PAGE		
PEGATRON CORPORATION			Engineer: <i>Ryan2_Wang</i>		
Size	Project Name				Rev
A3	CLCL-N				1.00
Date: Tuesday, November 27, 2018			Sheet	22	of 110




<Variant Name>


PEGATRON Title : 023 CHA DIMMA0
PEGATRON PROPRIETARY AND CONFIDENTIAL

PEGATRON CORPORATION Engineer: Ryan2_Wang

Size A3	Project Name CLCL-N	Rev 1.00
------------	------------------------	-------------

Date: Tuesday, November 27, 2018 Sheet 23 of 110









5

4







3





2

1



<Variant Name>






RATE control pin selects GEN 1,2 and GEN 3 operating modes.

Tie $1k\Omega$ to VDD = GEN 3 with De-emphasis







FLOAT = AUTO Rate Select

Tie $1k\Omega$ to GND = GEN 1,2

Tie 20k Ω to GND = GEN 3 without De-emphasis



PERST# shall be deasserted at least 1s after the
NIC_PWR_GOOD assertion to Main Power Mode








<Variant Name>







PEGATRON Title : 029 PCIe1 X8 OCP 3.
PEGATRON PROPRIETARY AND CONFIDENTIAL

PEGATRON CORPORATION Engineer: Ryan2_Wang

Size	Project Name	Rev
A3	CLCL-N	1.00


Date: Tuesday, November 27, 2018 Sheet 29 of 110






BOARD REV		
	ID1	ID0
BBFV	0	0
SDV	0	1
SIT	1	0
SVT	1	1


BOOT HALT






PERSONALITY STRAP (DFX)



CONSENT STRAP (DFX)



SLOT 7 LINK WIDTH



NOTE: R212, R213, R214, R215, R220 should close to BMC

<Variant Name>

PEGATRON

Title : 032 PCH SPI/ESPI


PEGATRON PROPRIETARY AND CONFIDENTIAL


PEGATRON CORPORATION


Engineer: Tom_Liao


Size	Project Name	Rev
A3	CLCL-N	1.00




Date: Tuesday, November 27, 2018Sheet 32 of 110















<Variant Name>

BIOS FLASH





TPM




<Variant Name>


SATA HDD CONNECTOR



M.2 WIRELESS



M.2 SSD



<Variant Name>

PEGATRON Title : 041 M.2 CONN/WIRE



PEGATRON PROPRIETARY AND CONFIDENTIAL

PEGATRON CORPORATION Engineer: Tom Liao


Size A3 Project Name CLCL-N Rev 1.00

Date: Tuesday, November 27, 2018 Sheet 41 of 110





Merge XDP





LPC/ESPI DEBUG PORT






<Variant Name>




DSW PWROK





USB3.0



<Variant Name>

PEGATRON Title : 044 USB3

PEGATRON PROPRIETARY AND CONFIDENTIAL

PEGATRON CORPORATION Engineer: *Tom_Liao*

Size A3	Project Name CLCL-N	Rev 1.00
------------	-------------------------------	-------------



Date: Tuesday, November 27, 2018 Sheet 44 of 110

Date: Tuesday, November 27, 2018 Sheet 44 of 110




<Variant Name>		
PEGATRON Title : 045 USB3 redriver		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
PEGATRON CORPORATION		Engineer: Tom_Liao
Size	Project Name	Rev
A3	CLCL-N	1.00
Date: Tuesday, November 27, 2018		
Sheet 45 of 110		


ESPI OR LPC




ESPI FLASH SHARING MODE




BIOS SWAP SOFTWARE OVERRIDE JUMPER




BIOS RECOVERY MODE / TOP SWAP OVERRIDE JUMPER




FLASH SECURITY OVERRIDE




PASSWORD CLEAR JUMPER




MANUFACTURING MODE JUMPER




BIOS ADV FUNCTIONS




ME FIRMWARE UPDATE



BOOT BIOS DEVICE




BIOS IMAGE SWAP JUMPER




<Variant Name>

PEGATRON		Title : 046 PCH HEADER	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
PEGATRON CORPORATION		Engineer: Tom_Liao	
Size	Project Name	Rev	
A3	CLCL-N	1.00	
Date: Tuesday, November 27, 2018		Sheet	46 of 110


Front LED



Rear PWR BTN



Rear RST BTN



<Variant Name>


PEGATRON		Title : 047 FP PWR	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
PEGATRON CORPORATION		Engineer: Tom_Liao	
Size A3	Project Name CLCL-N	Rev 1.00	
Date: Tuesday, November 27, 2018		Sheet 47	of 110




<Variant Name>		
<div><div>PEGATRON</div><div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div></div>		
Title : 48		
PEGATRON CORPORATION		
Engineer: Tom_Liao		
Size	Project Name	Rev
A3	CLCL-N	1.00
Date: Tuesday, November 27, 2018		
Sheet 48 of 110		




<Variant Name>		
<div><div>PEGATRON</div><div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div></div> <div>Title : <Title></div>		
<div><div>PEGATRON CORPORATION</div><div>Engineer: Tom_Liao</div></div>		
<div><div>Size</div><div>A3</div></div>	<div><div>Project Name</div><div>CLCL-N</div></div>	<div><div>Rev</div><div>1.00</div></div>
<div><div>Date: Tuesday, November 27, 2018</div><div>Sheet 49 of 110</div></div>		







Firmware_SPI_FLASH



Second_Boot_FLASH








<Variant Name>		
<div><div>PEGATRON</div><div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div></div> <div>Title : 054 PAGE</div>		
<div><div>PEGATRON CORPORATION</div><div>Engineer: Ryan2_Wang</div></div>		
<div><div>Size</div><div>A3</div></div>	<div><div>Project Name</div><div>CLCL-N</div></div>	<div><div>Rev</div><div>1.00</div></div>
<div><div>Date: Tuesday, November 27, 2018</div><div>Sheet 54 of 110</div></div>		




<Variant Name>		
PEGATRON Title : 055 AST2500 PHY RT		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
PEGATRON CORPORATION		Engineer: Ryan2_Wang
Size	Project Name	Rev
A3	CLCL-N	1.00
Date: Tuesday, November 27, 2018		Sheet 55 of 110



<Variant Name>

Enable SPI Flash Strap Auto Fetch Mode

- 0: DISABLE
1: ENABLE(Default)



Enable GPIO Strap Mode

- 0: DISABLE
1: ENABLE(Default)



Select UART Debug Port

- 0: Select UART1 as BMC console port
1: Select UART5 as BMC console port(Default)




ENABLE fast reset mode for ARM ICE debugger

- 0: Long reset mode(Default)
1: Fast reset mode



ENABLE ESPI Flash MODE

- 0: ESPI respond with no flash attached (Default)
1: ESPI respond with flash attached



Enable ESPI Mode

- 0: LPC mode
1: eSPI mode (Default)



Select DDR4 SDRAM

- 0: DDR3 SRAM
1: DDR4 SRAM(Default)




Select Reference clock input mode

- 0: CLKIN is 24MHz and USBCKI not used(Default)
1: CLKIN is 25MHz and USBCKI=24/48MHz



Enable GPIOE pass-through mode

- 0: Disable pass through
1: Enable pass through(Default)



Enable GPIOD pass-through mode

- 0: Disable pass through(Default)
1: Enable pass through



Disable LPC to decode SuperIO address

- 0: ENABLE address decoding(Default)
1: DISABLE address decoding



Enable ACPI function

- 0: Disable ACPI
1: Enable ACPI(Default)



Select USBCKI input frequency

- 0: 24MHz(Default)
1: 48MHz



Enable BMC 2nd boot watchdog timer

- 0: DISABLE
1: ENABLE BMC 2nd boot watchdog timer star counting at power up(Default)



SuperIO configuration address selection

- 0: Decode 0x2E
1: Decode 0x4E(Default)




VGA Class Code selection

- 0: Select the Class Code for video device
1: Select the Class Code for VGA device(Default)



SPI mode selection

- 00: Disable SPI interface
01: Enable SPI Master(Default)
10: Reserved, enable SPI Master and SPI Slave to AHB
11: Enable SPI Pass-through



Define MAC#2 interface

- 0: RMII/NCSI(Default)
1: RGMII



Define MAC#1 interface

- 0: RMII/NCSI
1: RGMII(Default)



Enable VGA BIOS ROM

- 0: NO VGA BIOS ROM(Default)
1: ENABLE dedicated VGA BIOS ROM




VGA memory size selection

- 00: 8 MB VGA memory
01: 16MB VGA memory(Default)
10: 32MB VGA memory
11: 64MB VGA memory








Disable CPU boot

- 0: ENABLE BOOT(Default)
1: DISABLE CPU operation




<Variant Name>






<Variant Name>		
PEGATRON Title : 060 AST2500 PHY1 8		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
PEGATRON CORPORATION		Engineer: Ryan2_Wang
Size	Project Name	Rev
A3	CLCL-N	1.00
Date: Tuesday, November 27, 2018		
Sheet 60 of 110		


TMPSENSOR_SMBUS




IPMB_SMBUS




SMLINK0




HOST_SMBUS



PROCHOT#



FRU_SMBUS









<Variant Name>

PEGATRON Title : 061 AST2500 SMBUS
PEGATRON PROPRIETARY AND CONFIDENTIAL




PEGATRON CORPORATION Engineer: Ryan2_Wang

Size	Project Name	Rev
A3	CLCL-N	1.00




Date: Tuesday, November 27, 2018 Sheet 61 of 110



VGA PORT





<Variant Name>





<Variant Name>		
PEGATRON Title : 064 CKMNG		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
PEGATRON CORPORATION		Engineer: Larry_Chou
Size	Project Name	Rev
A3	CLCL-N	1.00
Date: Tuesday, November 27, 2018	Sheet 64 of 110	1










<Variant Name>









PEGATRON Title : 067 I350 LAN0
PEGATRON PROPRIETARY AND CONFIDENTIAL


PEGATRON CORPORATION Engineer: Larry_Chou

Size A3	Project Name CLCL-N	Rev 1.00
Date: Tuesday, November 27, 2018		Sheet 67 of 110





















<Variant Name>








I350-AM4





LAN3C









I350-AM4

<Variant Name>


PEGATRON		Title : 078 I350 LAN3	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
PEGATRON CORPORATION		Engineer: Larry_Chou	
Size	Project Name	Rev	
A3	CLCL-N	1.00	
Date: Tuesday, November 27, 2018		Sheet	78 of 110








Check Point Display










<Variant Name>

JTAG HEADER-CPLD






JTAG HEADER-BMC





<Variant Name>


PEGATRON		Title : 082 JTAG MUX	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
PEGATRON CORPORATION		Engineer: Ryan2_Wang	
Size	Project Name		Rev
A3	<Doc>		1.0
Date: Tuesday, November 27, 2018		Sheet 82	of 110














SSD Nut

WIFI Nut

RF shielding Nut

WIFI HOLE


CLIP





TOOLING HOLE FOR GUIDE RAIL

VCORE HEAT SINK SCREWS



SSD shielding



HH_ANT_CLIP_1P_102X107_NWA




CPU HEATSINK SCREWS



<Variant Name>



```
Power Rail : +3P3V_DUAL_CPLD
MAX = 0.2A
OCP = 3.5A
Max step = --
DI/DT = --
Pd = 0.34W
ThetaJA = 75°C/W
Tj = 0.4*75+40 = 65 °C < 125 °C
```




VCORE



Imax=138A
Itcd=100A
VID= 0-1.52V
LL=2.1m ohm
Fsw=450kHz
OCP=195A

VCCGT



Imax=45A
Itcd=30A
VID= 0.55-1.52V/ 1.15V nom
LL=3.1m ohm
Fsw=450kHz
OCP=65A







VCORE DRIVER 2-1



VCORE DRIVER 2-2







<Variant Name>

PEGATRON		Title : 094 Vcore CAP	
<OrigName>		Engineer: Gary Chang	
Size	Project Name	Rev	
A3	<Doc>	1.02	
Date: Tuesday, November 27, 2018		Sheet 94 of 110	


VCCGT DRIVER





CAD NOTE:
47UF/8pcs Place in CPU socket cavity(TOP Side)
22UF/10pcs Place in CPU socket cavity(TOP Side)



CAD NOTE:
22UF/8pcs Place on Output inductor to socket path.



CAD NOTE:
22UF/16pcs Place in CPU socket cavity(BOT Side)




<Variant Name>

PEGATRON		Title : 096 VCCGT CAP	
<OrgName>		Engineer: Gary Chang	
Size A3	Project Name <Doc>	Rev 1.02	
Date: Tuesday, November 27, 2018		Sheet	96 of 110

+VCCIO

$I_{max}=6.4A$
 $I_{tdc}=4.5A$
 $I_{rms}=4A$
 $F_{sw}=500kHz$
 $OCP=9A$
 $V_{ripple}=50mV$



$$I_{OCP} = \frac{R_{TRIP}}{12.3} + \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

CAD NOTE:
220UF/2pcs Place in CPU socket cavity (TOP Side)


Table 1. Soft-Start and MODE Settings			
MODE SELECTION	ACTION	SOFT-START TIME (ms)	R _{MODE} (kΩ)
Auto Skip	Pull down to GND	0.7	39
		1.4	100
		2.8	200
		5.6	475
Forced CCM ⁽¹⁾	Connect to PGOOD	0.7	39
		1.4	100
		2.8	200
		5.6	475

RESISTOR (R _{REF}) CONNECTIONS		SWITCHING FREQUENCY (f _{sw}) (kHz)
VALUE (kΩ)	CONNECT TO	
0	GND	250
187	GND	300
619	GND	400
OPEN	n/a	500
866	VREG	600
309	VREG	750
124	VREG	850
0	VREG	970

<Variant Name>

PEGATRON		Title : 098 VCCIO	
<OrigName>		Engineer: Gary Chang	
Size A3	Project Name	Rev 1.02	
<Doc>		Date: Tuesday, November 27, 2018	
Sheet 98		of 110	

+VDDQ
 $I_{max}=11.6A$
 $I_{dc}=8.12A$
 $I_{rms}=2.8A$
 $L_L=1\mu H$
 $F_{sw}=500kHz$
 $OCP=16.5A$
 $V_{ripple}=50mV$



	+1P2V_DUAL OCP point	Low Limit	High Limit
35.24A@25 deg		16A	35.24A
28.03A@105 deg			@L=0.32uH
35.24A@25 deg		16A	35.24A
28.03A@105 deg			@L=0.32uH


Table 2. MODE Selection

No.	Resistance between MODE and GND	Frequency	Discharge Mode
3	200kΩ	400kHz	Tracking Discharge
2	100kΩ	300kHz	
1	68kΩ	300kHz	Non-tracking Discharge
0	47kΩ	400kHz	


Table 1. S3/S5 Power State Control

STATE	S3	S5	VREF	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF(High-Z)
S4/S5	LO	LO	OFF	OFF(Discharge)	OFF(Discharge)	OFF(Discharge)


CAD NOTE:
22UF/4pcs placed near the CPU side, bottom layer




CAD NOTE:
22UF/15pcs placed between DIMM slots




CAD NOTE:
22UF/4pcs placed near the CPU side, bottom layer





+VCCST

Imax=0.3A
Itdc=0.21A
Vdroop=31m*0.3A=0.95mV
Pd=0.3^2*31m=2.8mW



+5V_RELAY


Imax=1.03A
Itdc=0.7A
Vdroop=100m*1.03A=0.1V
Pd=1^2*100m=0.1W

<Variant Name>

PEGATRON		Title : 102 VCCST & 5V_RELAY	
<OrgName>		Engineer: Gary Chang	
Size	Project Name	Rev	
A3	<Doc>	1.02	
Date: Tuesday, November 27, 2018		Sheet	102 of 110

+2P5V_DUAL

Power Rail : +2P5V_DUAL
 MAX = 0.1A
 OCP = 3.5A
 Max step = --
 dI/dT = --
 Pd = 0.08W
 ThetaJA = 75°C/W
 Tj = 0.08*75+40 = 46 °C < 125 °C




<Variant Name>

PEGATRON		Title 104 2P5V_DUAL	
<OrgName>		Engineer: Gary Chang	
Size	Project Name	Rev	
A3	<Doc>	1.02	
Date: Tuesday, November 27, 2018		Sheet 104 of 110	

+1P2V_DUAL

$I_{max}=1.1A$
 $I_{dc}=0.77A$
 $I_{rms}=0.83A$
 $F_{sw}=1MHz$
 $OC_P=4.5A$
 $V_{ripple}=50mV$



<Variant Name>

PEGATRON Title : **105 1P2V_DUAL**


<OrgName> Engineer: **Gary Chang**

Size A3	Project Name <Doc>	Rev 1.02
------------	------------------------------------	-------------

Date: **Tuesday, November 27, 2018** Sheet **105** of **110**

+1P15V_DUAL

$I_{max}=1A$
 $I_{tdc}=0.7A$
 $I_{rms}=0.81A$
 $F_{sw}=1MHz$
 $OCP=4.5A$
 $V_{ripple}=50mV$



$$V_{out}=0.6 \cdot (1 + 147.5K/51K) = 1.15V$$


<Variant Name>

PEGATRON Title : **106 1P15V_DUAL**
 <OrgName> Engineer: **Gary Chang**

Size A3	Project Name <Doc>	Rev 1.02
Date: Tuesday, November 27, 2018	Sheet 106 of 110	

P1V8/3V3_PGPPA

Imax=0.22A
TDC=0.15A
Pd=(5-1.8)*0.22=0.704W
Current limit=3A



VOLTAGE OPTION

LEVEL	DESCRIPTION
1	1.8V ESPI MODE
0	3.3V LPC MODE


<Variant Name>

PEGATRON Title : P107 P1V8/3V3_PGPPA
<OrgName> Engineer: Gary Chang

Size	Project Name	Rev
A3	<Doc>	1.02
Date: Tuesday, November 27, 2018	Sheet 107 of 110	

+12V_5V_DUAL

Imax=7A
Itdc=4.9A
Vdroop=6.5m*7A=45mV
Pd=0.3^2*0.6m=0.3W




<Variant Name>

PEGATRON Title : 108 P12V_P5V_DUAL

<OrgName> Engineer: Gary Chang

Size	Project Name	Rev
A3	<Doc>	1.02


Date: Tuesday, November 27, 2018 Sheet 108 of 110



A3	<Doc>
----	-------

+1P8V_LAN

Imax=0.6A
TDC=0.42A
Pd=(5-1.8)*0.6=1.9W
Current limit=3A



<Variant Name>

PEGATRON		Title : +1P8V_LAN	
<OrgName>		Engineer: Gary Chang	
Size	Project Name	Rev	
A3	<Doc>	1.02	
Date: Tuesday, November 27, 2018		Sheet	110 of 110