Copyright © The McGraw-Hill Companies. Inc. Permission required for regroduction or display.

# LC-3 Overview: Memory and Registers

## Memory

- address space: 2<sup>16</sup> locations (16-bit addresses)
- · addressability: 16 bits

### Registers

- · temporary storage, accessed in a single machine cycle
  - >accessing memory generally takes longer than a single cycle
- eight general-purpose registers: R0 R7
  - > each 16 bits wide
  - how many bits to uniquely identify a register?
- other registers
  - not directly addressable, but used by (and affected by) instructions
  - $\triangleright$ PC (program counter), condition codes (psR)

\_

## LC-3 Overview: Instruction Set

# **Opcodes**

- 15 opcodes
- · Operate instructions: ADD, AND, NOT
- · Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI
- · Control instructions: BR, JSR/JSRR, JMP, RTI, TRAP
- some opcodes set/clear condition codes, based on result:
  - ➤ N = negative, Z = zero, P = positive (> 0)

# --->PSR.CC

# Data Types


16-bit 2's complement integer

# **Addressing Modes**

- How is the location of an operand specified?
- non-memory addresses: immediate, register
- memory addresses: PC-relative, indirect, base+offset

# Assembly Language

P&P, Figure 7.1




Assembler (lc3as) Directives (to control the assembly process):


- .orig: puts a load address into the .obj load-object file's header.
- .end: tells assembler, this is the end of source code.
- .blkw: tells assembler, create *n* blank words (all zeroes).
- .fill: tells assembler, put these bits into a word.
- .string: convert text to .FILL w/ one ascii code per word, NUL terminated.


The assembler produces machine code words:


- --- ONE PER LINE expressing an LC3 instruction
- --- ONE PER LINE where there is a .fill directive
- --- n PER LINE where there is a .blkw directive


The assembler also calculates offsets for us using **symbols**. Symbols stand for memory addresses (starting for the .orig address). Offsets are calculated by subtraction. Symbols refer to the next instruction's location.
























Not supported by LC3 assembler, lc3as, but see lcc, C compiler for LC3.

#### **Problem**

**Jumping** or accessing data **far away** requires having the distant address available. LD can get the address into a register, then **JMP REG or LDR** can reference the distant location. But then LD must use w/ a local pointer variable.

#### Solution

Have a **data table in memory** containing memory address, and set a **Global Data Pointer**, GDP/R4, to point to it. Now all remote address are available via "LDR REG, R4, offset".



main: LEA R7, next


BRnzp foo

next: ADD R0, R1, #11

...

foo: ADD R0, R1, #10

JMP R7



#### Implement TRAP using other instructions.

```
--- Could we eliminate TRAP from LC3's instruction set?
--- Can we implement the same effects?
--- Need boot process: set up TVT vector.
 --- Subroutine called via TRAP x12 (x12 is our TRAP number)
         .ORIG x0200
• ******************
 ****** OS SPACE ********************
 *************************************
         ;=== OS text area
os_boot:
                              ;----- OS BOOT Process: -----
                               ;-- init OS's data pointer:
;-- get pointer's address
;-- GDP (R4) <== pointer
;-- jump over data
initGDP:
                                      get pointer's address
         LEA R4, os_gdtPTR
        LDR R4, R4, #0
BRnzp initTVT
                                ;-- jump over data
;--- Data: address of OS's data table
os_gdtPTR: .FILL os_gdTbl
                               ;-- init TVT:
;-- R3 <== address of trap12()
;-- R2 <== address of TVT[x12]
;-- TVT[x12] <== address of trap12()
initTVT:
         LDR R3, R4, #0
         LDR R2, R4, #1
         STR R3, R2, #0
                               ;-- Jump to user's text:
;-- R7 <== pointer to user's text
;-- jump</pre>
goUSER:
         LDR R7, R4, #2
                              ;-----
                              ;----- TRAP x12 (aka trap12)
trap12:
         JMP R7
                              ;---- does nothing but return.
          _____
          === OS data area ==================
os_qdTb1:
                  .FILL trap12   ;-- address of trap12()   (offset = 0)
.FILL x0012   ;-- address of TVT[x12]   (offset = 1)
.FILL usr_preamble ;-- address of user text   (offset = 2)
os_trap12PTR:
os_const_0012:
os usrPTR:
********************************
;=== user text area ========================
                                  ;--- init user's data pointer:
usr_preamble:
LEA R4, usr_gdtPTR ;-- get pointer's address
LDR R4, R4, #0 ;-- GDP (R4) <== pointer
BRnzp user_main ;-- jump over data
usr_gdtPTR: .FILL usr_gdTbl ;--- Data: address of user's data table
user_main:
                                 ;----- emulate TRAP x12:
                                 ;-- R2 <== address of TVT[x12]
;-- R1 <== content of TVT[x12]
;-- set return linkage via R7
;-- Make the jump to trap12().
         LDR R2, R4, #0
LDR R1, R2, #0
         LEA R7, continue
       ive: ;-- TRAP call returns here. What next?

ADD RO, RO, #2 :-- do somethin:
continue:
```

=== user data area ================

const\_0012: .FILL x0012 ;-- address of TVT[x12] (offset = 0)

usr\_qdTb1:

```
//**********
                                       //** f.c
             Lec f.c
                                       int main(void)
                                           return(0);
                                       }
   a.asm
.orig x3000
INIT_CODE
LD R6, STACK_POINTER
LD R5, STACK_POINTER
LD R4, GLOBAL_DATA_POINTER
                           ___ go to main as a sub-routine call
LD R7, GLOBAL_MAIN_POINTER
jsrr R7
HALT <
GLOBAL_DATA_POINTER .FILL GLOBAL_DATA_START
GLOBAL_MAIN_POINTER .FILL main
STACK_POINTER .FILL xF000
main
        ----- BEGIN ENTER ------
ADD R6, R6, #-1 ;;-- SP-- allocate ret val space
                  ;;-- SP--
ADD R6, R6, #-1
                  ;;-- push ret addr
;;-- SP--
STR R7, R6, #0
ADD R6, R6, #-1
STR R5, R6, #0
                  ;;-- push BP
ADD R5, R6, #-1
                  ;;-- set new BP
                  ;;---- allocate locals
ADD R6, R6, #-1
    ;;----- END ENTER --
                                     } body of main()
ADD R7, R4, #1
ldr R7, R7, #0
lc3_L1_f
    ;;----- BEGIN-LEAVE -----
ADD R6, R5, 3 ;;-- sp to last arg
STR R7, R6, #0 ;;-- ret val to last arg
LDR R7, R5, #2 ;;-- get saved ret addr
LDR R5, R5, #1 ;;-- restore BP
    ;;----- END-LEAVE -----
GLOBAL_DATA_START
L1_f .FILL 1c3_L1_f
L2_f .FILL #0

.END

What's this? How is it referred to above?
RET
```

LDR RO, R6, #0

R6, R6, #1

; load data from TOS

; decrement stack ptr

+1

R6 SP

# LC-3 Memory-mapped I/O (Table A.3)


Location	I/O Register	er Function	
xFE00	Keyboard Status Reg (KBSR)	Bit [15] is one when keyboard has received a new character.	
xFE02	Keyboard Data Reg (KBDR)	Bits [7:0] contain the last character typed on keyboard.	
xFE04	Display Status Register (DSR)	Bit [15] is one when device ready to display another char on screen.	
xFE06	Display Data Register (DDR)	Character written to bits [7:0] will be displayed on screen.	

# Mem 0000 0200 OS space ? User FEOO **FFF**

# Input from Keyboard

# When a character is typed:

- its ASCII code is placed in bits [7:0] of KBDR (bits [15:8] are always zero)
- the "ready bit" (KBSR[15]) is set to one
- · keyboard is disabled -- any typed characters will be ignored



· Software sets "interrupt enable" bit in device register.

interrupt enable bit.

ready bit-


· When ready bit is set and IE bit is set, interrupt is signaled.


**KBSR** 

interrupt signal

### When KBDR is read:

- · KBSR[15] is set to zero
- · keyboard is enabled







# RTI 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

- 1. Pop PC from supervisor stack. (PC = M[R6]; R6 = R6 + 1)
- 2. Pop PSR from supervisor stack. (PSR = M[R6]; R6 = R6 + 1)
- 3. If PSR[15] = 1, R6 = Saved.USP.

  (If going back to user mode, need to restore User Stack Pointer.)





#### **Supplemental Readings**

(PP) Patt & Patel, *Introduction to Computing Systems*, 2e (revised printing). McGraw-Hill. (Also see online material in LCA3-trunk/docs/ or on the Web.)

PP, Chp. 7: 7.1-7.4 (LC-3 Assembly language: instruction syntax, labels, comments, assembler directives, 2-pass assembly, object files and linking, executable images).

PP, Chp 8: 8.1.1-8.3.3 (device registers, memory-mapped I/O, keyboard and display I/O), 8.5 (interrupts).

PP, Chp 9: 9.1.1-9.2.2 (TRAP/JSR subroutine calls, register saving).

PP, Chp 10: 10.1-10.2 (stacks, push/pop, stack under/overflow, interrupt I/O, saving/restoring program state).

PH, Chp 8: 8.1-8.5 (I/O, disks, disk structure, RAID, buses, polling vs. interrupts, interrupt priority, DMA). [Also see on the CD, 8.3 (networks).]

#### PP Appendices A and C (also see LC3-turnk/docs/):

LC-3 Instruction notation definitions: App. A.2 LC-3 Instruction descriptions: App. A.3

LC-3 TRAP routines: App. A.3, Table A.2
LC-3 I/O device registers: App. A.3, Table A.3
LC-3 Interrupt and exception execution: App. A.4 and C.6
LC-3 FSM state diagram: App. C, Fig. C.2 and C.7
LC-3 Complete datapath: App. C, Fig. C.8

LC-3 memory map: App. A.1

#### Supplemental Exercises from PP

PP, Chp 6:

6.13 (shift right [NB-use assembly language])

PP, Chp 7:

7.1 (instr. assembly w/ labels [NB-show instr. bits])

7.14 (replace an opcode in assembled prog. to debug)

7.24 (debug loop control)

PP, Chp 8:

8.5 (what is KBSR[15]?)

8.11 (polling vs. intr. efficiency)

8.14 (I/O addr. decode)

8.15 (KBSR[14] and intr. handling)

PP, Chp 9:

9.2 (TRAP execution)

9.13 (debugging JSR and RET)

9.19 (complete the intr. priority service call)

PP, Chp 10:

10.10 (CCs pushed on INT)

10.11 (device registers and IVT)

10.24 (prog. and INT service interaction)

#### **Supplemental Exercises from PP**

PP, Chp 6:

6.13 (shift right [NB-use assembly language])

PP, Chp 7:

7.1 (instr. assembly w/ labels [NB-show instr. bits])

7.14 (replace an opcode in assembled prog. to debug)

7.24 (debug loop control)

PP, Chp 8:

8.5 (what is KBSR[15]?)

8.11 (polling vs. intr. efficiency)

8.14 (I/O addr. decode)

8.15 (KBSR[14] and intr. handling)

PP, Chp 9:

9.2 (TRAP execution)

9.13 (debugging JSR and RET)

9.19 (complete the intr. priority service call)

PP, Chp 10:

10.10 (CCs pushed on INT)

10.11 (device registers and IVT)

10.24 (prog. and INT service interaction)