Virtual Machine RE-building

T2'06 Reversed Source Code Analysis

Maximus Reverser

Abstract: Virtual Machines are one of the most controversial protection methods used nowadays. I try to show how virtual machines are created by examining the full reversed source code of the VM used in the T2'06 challenge, worth \$1'500. It explains how to code a VM and helps those who wanted to analyse such challenge by giving direct access to its source code and its structures. The whole RE-built source code is in appendix.

Keywords: Virtual Machine; VM; reversing; coding; analysis.

1. Introduction

Reversing a Virtual machine do rarely requires a total understanding of the VM structure. Usually, we use the disassembler to perform a quick analysis of the machine structure when possible, then we debug to see the 'live' data moving, how they fit our initial description, what they really 'do'. Being the T2'06 a small application, I just reversed it in full, offering you its rebuilt source code. There should be no reason for doing this to solve it. My main reason for it is related to my prior tutorial on Virtual Machines. I got many requests of more complex and more simpler things, as there were good Reversers which still have problems approaching this new technology without theoretical support. So, this essay goes directly to the point, offering *both* a reversing essay on Virtual Machines and a deeper look on VM structure, their (RE)coding and (RE)creation.

For a basic approach to a simple VM (acronym of Virtual Machine), I strongly suggest you to read my prior basic tutorial on the subject. You can find it on Code-Breakers Magazine (CBM). Please note that I suppose you to have IDA or WDASM opened while reading the article, as I'll directly refer to the code, or part of it. Some of the 'sanity checks' are omitted for brevity. Also, note that I did not debug the T2'06 challenge: I used only IDA 4.3 – the one without the debugger, and did not bother to run Olly in parallel for it.¹

Said this, let me raise the volume of my MP3 player and start.

2. General Approach, Structures

¹ To be honest, I fired Olly the very fist time I found the challenge, for checking if it were packed or not.

Few seconds after I opened the T206 I recognized I were facing a VM: how, you may ask. If you look closely to the _main() function, you may notice a generic loop with a sort of dispatcher which calls a a function chosen within a list of functions. And this sounds terribly like a basic VM core.

```
Execute VM Opcode:
                                        ; CODE XREF: main+13D#i
                                           edx, [esp+0D4h+VMInstructionBuff VM Opcode]
.text:004021B8 0D4
                                   mov
                                           eax, [esp+0D4h+VM Context] ; Load Effective Address
.text:004021BF 0D4
                                   lea
.text:004021C3 0D4
                                           ecx, [esp+0D4h+VM_InstructionBuff_Body_Ptr] ; Load Effective Address
.text:004021CA 0D4
                                           edx, OFFh ; VM Opcode is 1 byte only
                                   and
                                   push
                                                           ; VM Context
text .004021D0 0D4
                                           eax
                                   push
                                                           ; VM Instr Ptr
.text:004021D1 0D8
                                           ecx
.text:004021D2 0DC
                                           VM_Opcode_Table[edx*4] ; Indirect Call Near Procedure
                                   call
.text:004021D2
.text:004021D9 0DC
                                   add
                                                          ; Add
                                                           ; Logical Compare
.text:004021DC 0D4
                                   test
                                           eax, eax
                                           VM_Loop_Head_Default ; Jump if Zero (ZF=1)
.text:004021DE 0D4
                                   jΖ
Opcode = *RealEIP;
MachineCheck = (*OpcodeProc[(char)Opcode])(&InstBuff, &VMContext);
if (!MachineCheck) continue; // check for opposite behavoir...
```

Once found the heck, our next step is to move to the virtual opcodes, trying to locate the Instruction Pointer, some instruction, and trying to get an idea of the Virtual Machine Context (Registries, Virtual Memory, Virtual Stack, Virtual Heap etc.).

If you scan the instruction set, you can quickly reach the next instruction:

```
cdecl VM_NOP(int Instruction_Ptr,int VM_Context_Ptr)
.text:00401F80
                                  proc near
                                                           ; CODE XREF: _main+162#p
; DATA XREF: .data:0040746C#o ...
                   VM NOP
.text:00401F80
.text:00401F80
.text:00401F80
                   Instruction Ptr = dword ptr 4
.text:00401F80
                   VM_Context_Ptr = dword ptr
                                                8
.text:00401F80
.text:00401F80 000
                                            ecx. [esp+Instruction Ptr]
                                   mov
                                           eax, [esp+VM_Context_Ptr]
.text:00401F84 000
                                   mov
.text:00401F88 000
                                   mov
                                           edx, [ecx]
.text:00401F8A 000
                                            ecx, [eax+VM_Context.VM_EIP]
                                   add
.text:00401F8D 000
                                            ecx, edx
                                                           ; Add
.text:00401F8F 000
                                   mov
                                            [eax+VM_Context.VM_EIP], ecx
                                                      ; Logical Exclusive OR
.text:00401F92 000
                                   xor
                                           eax, eax
.text:00401F94 000
                                   retn
                                                            ; Return Near from Procedure
.text:00401F94
.text:00401F94
     cdecl VM NOP(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {NextInstr(VMContext, DecodedInstr);}
```

It wasn't very difficult to understand it was our NOP instruction. It simply takes an address (VM_EIP) and increment it by a value each time. Look really like "EIP += InstructionLength", no? And if you notice this pattern as recurrent in many other instructions, you can bet it is. And it alos can give an idea of which structure might contain the general VM registers and parameters -that is, the VMContext structure. If you are smarter than me, you can immediately notice that the structure which contains VM_EIP is allocated on the caller's stack space, which means the VM structure is held as a local variable of the _main() function! Having not noticed this at first, I had to rename all the IDA fields of the _main() module to match recovered VM structure names. It made the _main() function much more understandable, by the way.

However, This is not even the head of the iceberg. Complexities has yet to come, especially if your Zen didn't help in time (as it happened to me, requiring a bunch of more hours of reversing time). Another interesting instruction is the JCC one, located at .text:00401C80. This instruction can be easily recognised as a JCC because it perform a lot of conditional testing and, moreover, it

uses our VM_EIP by incrementing/altering it in response to the test's results. Scrolling the code, we can see many instructions that calls internal functions to do some unknown work. Better leave them off at start, concentrating on the easier ones. Or, at least, trying to find understandable patterns within those complex ones. For example, we can find an instruction that perform many math operations, differentiating them on byte/word/dword basis. You can notice it by checking pattern of values tested (1-2-4) and by examining that the value is related to an operation that works on such byte-size...

```
; CODE XREF: VM_Multiple_op2+70#j
; DATA XREF: .text:004026E8#o
VM XOR case multi 3:
.text:00402336
.text:00402336 014
                                          eax, [ebx_is_InstrBuf+VM_InstrBuffer.Operand_Size]
.text:00402339 014
                                  dec
                                                         ; Decrement by 1
                                          eax
                                          short loc_40236E ; Jump if Zero (ZF=1)
.text:0040233A 014
                                  jΖ
.text:0040233A
                                                          ; Decrement by 1
.text:0040233C 014
                                 dec
                                          short loc_402355; Jump if Zero (ZF=1)
.text:0040233D 014
                                 iΖ
.text:0040233D
.text:0040233F 014
                                  sub
                                                         ; Integer Subtraction
.text:00402342 014
                                  jnz
                                          Finalize_Instruction_end_of_case_OCh ; Jump if Not Zero (ZF=0)
.text:00402342
.text:00402348 014
                                          eax, [esp+14h+Hold 34h param]
                                  mov
                                          eax, [esp+1+11-10-10_0...]
esi, edi_is_Param_24h
esi, eax ; Logical Exclusive OR
.text:0040234C 014
                                  mov
.text:0040234E 014
                                  xor
.text:00402350 014
                                          Finalize_Instruction_end_of_case_OCh ; Jump
                                  jmp
.text:00402350
.text:00402355
.text:00402355
.text:00402355
                  loc 402355:
                                                          ; CODE XREF: VM Multiple op2+12D#j
.text:00402355 014
                                 mov
                                         esi, [esp+14h+Hold_34h_param]
.text:00402359 014
                                  mov
                                          ecx, edi_is_Param_24h
                                                       ; Logical AND
                                          esi, OFFFFh
.text:0040235B 014
                                  and
                                                       ; Logical AND
.text:00402361 014
                                  and
                                         ecx, OFFFFh
.text:00402367 014
                                                          ; Logical Exclusive OR
                                  xor
                                          esi, ecx
.text:00402369 014
                                  jmp
                                          Finalize_Instruction_end_of_case_0Ch ; Jump
.text:00402369
.text:0040236E
                  ; ------
.text:0040236E
                  loc_40236E:
.text:0040236E
                                                          ; CODE XREF: VM Multiple op2+12A#j
                                         esi, [esp+14h+Hold_34h_param]
.text:0040236E 014
                                 mov
.text:00402372 014
                                          edx, edi_is_Param_24h
.text:00402374 014
                                          esi, OFFh ; Logical AND
.text:0040237A 014
                                  and
                                          edx, OFFh ; Logical AND
.text:00402380 014
                                  xor
                                          esi, edx
                                                         ; Logical Exclusive OR
.text:00402382 014
                                          Finalize_Instruction_end_of_case_0Ch ; Jump
                                  qmp
case 2: // XOR
        switch(DecodedInstr->OperandSize) {
                   case 1: VMValueEval = (char)VMValueSrc ^ (char)VMValueThird; break;
                    case 2:
                                 VMValueEval = (word) VMValueSrc ^ (word) VMValueThird; break;
                    case 4:
                                VMValueEval = VMValueSrc ^ VMValueThird;
```

However, this discovery is not enough. We are using IDA, and we are *forbidded to debug*. We don't know what the functions called before and after really do. So, we do the things the hard way -funnier.

Another interesting pair of instruction we can locate are the VM_DEC and the VM_INC ones. They are pretty recognizable by the use of ...inc(x) and dec(x), of course. Also, the VM_NOT instruction can be found this way. But, before or later, we must start picking the real VM rock. So, we choose an instruction like VM_NOT and we try to examine the procedures it calls. By wandering here and there, and examining where the "OperandSize" field is kept, you can also understand that the other buffer passed to the instructions is an 'instruction holder' buffer. And if you look the _main() procedure, you can notice it gets elaborated by a call just prior the execution of the VM opcode... you can bet it is the VM Instruction Decoder.

```
.text:00402196 0D4 mov eax, [esp+0D4h+RealVMAddr_and_decoded_VMEIP]
```

```
.text:0040219A 0D4
                                           ecx, [esp+0D4h+VM InstructionBuff Body Ptr]
                                   lea
.text:004021A1 0D4
                                   push
                                           eax
.text:004021A2 0D8
                                   push
                                           есх
.text:004021A3 0DC
                                   call
                                           VMInstructionDecoder ; Call Procedure
.text:004021A3
                                                           ; Add
.text:004021A8 0DC
                                   add
                                           esp, 8
                                           eax, eax
.text:004021AB 0D4
                                   test
                                                            ; Logical Compare
.text:004021AD 0D4
                                           short Execute_VM_Opcode ; Jump if Not Zero (ZF=0)
                                   jnz
if (!MachineCheck)
                MachineCheck = VMInstructionDecoder(&InstBuff, RealEIP);
                 if (!MachineCheck) // check for opposite behavior..
```

The name of the RealEIP variable can be understood by examining the value used to jump to the Opcode Execution. The index is given by a byte taken by it, which can only be the instruction Opcode itself.

Following our random analysis, we can backtrace the _main() function up to the small function called before our decoder. If we look to the general sequence of actions of the main -and that function- we can see that our VM_EIP address is managed within such function where it is tested against 2 blocks bounds, and then dereferenced up to a memory address. I made my bet: one is the VM Memory space, the other the VM Stack space. I were right, of course.

So, we uncovered the function used to dereference memory:

As you can notice by examining the code, we have a 'MachineControl' register uncovered, and one of its status. Such register get set in various places, where an error condition appears (this means that I cross-referenced this before making the supposition!), so it got natural to me pairing it with a MachineControl register. It should be noted that it is not only an 'error status' register, as it gets used for indicating other machine conditions different from errors: for example, input/output of VM with the outside world is signalled using a MachineControl value. The last instruction of the VM set perform this, indeed.

```
:00401F60
             VM_ALLOW_IO proc near
                                                 ; CODE XREF: _main+162#p
.text:00401F60
                                                        ; DATA XREF: .data:0040752C#o
.text:00401F60
                                 = dword ptr 4
.text:00401F60
                  arg_0
.text:00401F60
                                = dword ptr 8
                arg_4
.text:00401F60
.text:00401F60 000
                                         eax, [esp+arg 4]
.text:00401F64 000
                                 mov
                                         ecx, [esp+arg 0]
                                 mov
.text:00401F68 000
                                         [eax+VM_Context.maybe_MachineControl], mcInputOutput
.text:00401F6F 000
                                 mov
                                        edx, [ecx]
.text:00401F71 000
                                        ecx, [eax+VM_Context.VM_EIP]
                                 mov
.text:00401F74 000
                                 add
                                        ecx, edx
.text:00401F76 000
                                        [eax+VM_Context.VM_EIP], ecx
                                 mov
.text:00401F79 000
                                 mov
                                        eax, 1
                                 retn
.text:00401F7E 000
                                                        ; Return Near from Procedure
```

As you may notice by my comment, I didn't like the solution. I find it inelegant.

```
.text:004021E4 0D4
                                           [esp+0D4h+Ctx_var_54_zeroed_on_loop_head_R70_MachineControl],
edi_mcInputOutput ; Compare Two Operands
                                           VM MachineErrCheck OrEndOfVM; jump to test if we need NOT to
.text:004021EB 0D4
                                  jnz
read/write output!
.text:004021EB
.text:004021F1 0D4
                                  lea
                                           edx, [esp+0D4h+VM_Context] ; Load Effective Address
.text:004021F5 0D4
                                                           ; VM Context Ptr
.text:004021F6 0D8
                                           CheckForInputOutput ; Call Procedure
                                   call
if (MachineCheck && VMContext.maybe MachineControl==c2) { // VM loop end. c2==mcInputOutput
         CheckForInputOutput(&VMContext);
         continue;
```

Above you can see the code and how it is used. The original application does not seem to use the "MachineCheck" as I did. The code in the main() made me think a lot about the original code:

I hope there is not a *goto* semantic there, as it seems. That would be really **COUGH**.

In the course of the analysis, we can try to locate stack referencing instructions, as long as our initial bet is fulfilled: this way, instruction that alters VM_ESP and that manages the stack comes out. Even if we did not analysed the internal procedures called by a bunch of these instructions, we can at least understand what they do, and label them appropriately. Locating the CALL/RET pair isn't very easy until we start examining the internal functions: see the VM_RET below:

```
proc near
                                                          ; CODE XREF: _main+162#p
; DATA XREF: .data:0040745C#o
.text:00401EC0
                  VM RET
.text:00401EC0
.text:00401EC0
.text:00401EC0
                  VMCOntext_Ptr = dword ptr 0Ch
.text:00401EC0
                                  push
.text:00401EC0 000
.text:00401EC1 004
                                  mov
                                          esi, [esp+VMCOntext_Ptr]
.text:00401EC5 004
                                  push
                                          esi
                                                          ; vm context ptr
                                          eax, [esp+4+VMCOntext_Ptr]; Load Effective Address
.text:00401EC6 008
                                 lea
mov
                                          ecx, [esi+VM_Context.VM_ESP]
.text:00401ECA 008
                                                         ; AddressDataSize
.text:00401ECD 008
                                  push
                                                         ; Write_VMValue_in_LE_At
.text:00401ECF 00C
                                  push
                                  push
.text:00401ED0 010
                                          ecx
                                                          ; VMAddress
.text:00401ED1 014
                                          Read_VMMemory_To ; was Set_RealAddress_To
                                  call
.text:00401ED1
                                                        ; Add
.text:00401ED6 014
                                  add
                                          esp, 10h
                                                           ; Logical Compare
.text:00401ED9 004
                                  test
.text:00401EDB 004
                                          short loc_401EE4 ; Jump if Not Zero (ZF=0)
                                  jnz
.text:00401EDB
.text:00401EDD 004
                                  mov
                                          eax, 1
.text:00401EE2 004
                                          esi
                                  pop
                                  retn
.text:00401EE3 000
                                                          ; Return Near from Procedure
.text:00401EE3
.text:00401EE4
.text:00401EE4
                  loc 401EE4:
                                                          ; CODE XREF: VM RET+1B#i
.text:00401EE4
.text:00401EE4 004
                                  mov
                                          eax, [esi+VM Context.VM ESP]
.text:00401EE7 004
                                          edx, [esp+VMCOntext Ptr]
.text:00401EEB 004
                                  add
                                          eax, -4
                                                          ; Add
.text:00401EEE 004
                                          [esi+VM_Context.VM_EIP], edx
                                  mov
                                          [esi+VM_Context.VM_ESP], eax
.text:00401EF1 004
                                  mov
.text:00401EF4 004
                                          eax, eax ; Logical Exclusive OR
                                  xor
.text:00401EF6 004
                                  pop
```

As you may notice, the recovery of the value from the stack is performed by a specific procedure, that deals with the Virtual Memory. However, examining here and there, once you catch that the procedure called returns a value passed by reference, and that such value is placed in EIP... and that the function that works there operates on our possible VM_ESP, you can start to catch the picture (and also start noticing that the stack uses a 'different' direction).

Actually, I followed another way: I just attacked the internal Opcode functions directly, to see what they really do. During the analysis, when the whole picture was quite missing, I had a problem understanding the reason of the DEC EAX in the instruction that starts at text:00401E10 -I just dropped it after few minutes, sure I would have uncovered it later. You might wish to have a look to it -I left it almost as last, but wasn't really difficult. However, facing it without a machine picture proven to be a bit confusing for me.

Another interesting thing to notice. A thing that fuzzied me at start was the initial values assigned to the stack and application's area of virtual memory. The application start was 0x80000000, which sounds really an *odd* value. My Zen did not help here, so I were forced to look for the answer other ways.

Reversing here and there, I came to the following code snippet:

```
.text:00401261 004
                                             short loc 4012AD; here below, operandsize is 4
.text:00401261
.text:00401263 004
                                    mov
                                            ecx, ebx_param_vmvalue
.text:00401265 004
                                    mov
                                             edx, ebx_param_vmvalue
.text:00401267 004
                                    mov
                                             eax, ebx param vmvalue ;
.text:00401267
                                                             ; this code simply swap ebx bytes
.text:00401267
                                                             ; from 4321 Little endian to 1234 big endian,
.text:00401267
                                                             ; and write VMAddress2RealAddr the BE value
                                            ecx, 0FF0000h ; take 3rd byte edx, 10h ; Shift Logical Right eax, 0FF00h ; take 2nd byte
.text:00401269 004
                                    and
.text:0040126F 004
                                    shr
.text:00401272 004
                                    and
                                                              ; Logical Inclusive OR
.text:00401277 004
                                    or
                                             ecx, edx
.text:00401279 004
                                             edx, [esp+4+Ptr_ValueToWriteAndSwap]
.text:0040127D 004
                                    shl
                                             ebx_param_vmvalue, 10h ; Shift Logical Left
.text:00401280 004
                                    or
                                             eax, ebx_param_vmvalue ; Logical Inclusive OR
.text:00401282 004
                                    pop
                                             ebx param vmvalue
                                            ecx, 8 ; Shift Logical Right eax, 8 ; Shift Logical Left
.text:00401283 000
                                    shr
.text:00401286 000
                                    shl
.text:00401289 000
                                             ecx, eax
                                                            ; Logical Inclusive OR
.text:0040128B 000
                                    mov
                                             eax, 1
.text:00401290 000
                                    mov
                                            [edx], ecx
.text:00401292 000
                                                              : Return Near from Procedure
                                    retn
```

As you may notice if you pay attention, this code swaps values from Little to Big Endian (and vice versa). Once I found and understood this code, it immediately gave me understanding of the 0x80000000 value. It's just 1, written with Big Endian order. I was very unhappy that I did not understand it at sight -oh well, nobody's perfect, after all.

A good approach I used to understand the way values are used within instructions is to use the jump instruction as a reference: there you can find addressing modes in action: if you examime the VM_JMP instruction, you can notice that a parameter is tested and, if ok, added to the *current*

WM EIP. It sounds like a jump by displacement, no? See with your eyes:

```
.text:00401D79
                  loc_401D79:
                                                          ; CODE XREF: VM_JMP+1F#j
                                          [esi+SubInstr.AddressType], vmaVMValue_orC4__or_displacement; Compare
.text:00401D79 008
                                  cmp
Two Operands
.text:00401D7C 008
                                          short make jmp ; Jump if Not Zero (ZF=0)
                                  jnz
.text:00401D7C
.text:00401D7E 008
                                          edx, [esp+8+InstrBuf Then Addr WriteTo]; relative jump!
                                  mov
.text:00401D82 008
                                  mov
                                          eax, [edi+VM_Context.VM_EIP]
.text:00401D85 008
                                  add
                                          eax, edx
                                                         ; Add
.text:00401D87 008
                                          [edi+VM_Context.VM_EIP], eax
                                  mov
.text:00401D8A 008
                                          edi
                                  gog
                                          eax, eax
.text:00401D8B 004
                                                        ; Logical Exclusive OR
.text:00401D8D 004
                                  pop
                                          esi
.text:00401D8E 000
                                                         ; Return Near from Procedure
.text:00401D8E
.text:00401D8F
.text:00401D8F
.text:00401D8F
                  make_jmp:
                                                          ; CODE XREF: VM JMP+2C#i
.text:00401D8F 008
                                  mov
                                         eax, [esp+8+InstrBuf Then Addr WriteTo]
.text:00401D93 008
                                  mov
                                          [edi+VM_Context.VM_EIP], eax
                                  pop
.text:00401D96 008
                                         edi
.text:00401D97 004
                                         eax, eax
                                                         ; Logical Exclusive OR
                                  xor
.text:00401D99 004
                                          esi
                                  pop
.text:00401D9A 000
                                                         ; Return Near from Procedure
                                  retn
.text:00401D9A
.text:00401D9A
                  VM_JMP
                                  endp
```

As you can notice by the test, we have found an addressing mode code -and its relevant field in the param's type.

Uhm... tuning the precompiled headers take ages today ("/£%#\$!!), so we can go further.

At this point, it comes useful to give a look to the VM Decoder, for retrieving the more fields we can, and then go deep on the two most important functions of this VM, the procedure that read and write values from the VM Instruction's parameters.

3. The Virtual Machine Body

A Virtual Machine is usually built around a Context, which is the space where the machine registers and parameters are allocated. The T2'06 does not make exception: this is the memory space used by this Virtual Machine:

```
struct TVMContext {
        int Register_IOType,
        int Register_IO,
int Register_IOAddress,
int Register_IOCount,
        int GenericRegisters[12],
        int *Registers,
        int VM_ESP , int VM_EIP ,
        int VMEIP Saved Prior InstrExec,
        TVMFLAGS VM_EFLAGS,
        int InstructionCounter,
        int InitCode,
        int MemorySize,
void* ProgramMemoryAddr,
        int Original ESP,
        int StackMemorySize
        void* StackMemoryAddr,
        int MachineControl,
        int VM ResumeExec
```

```
struct TVMFLAGS {
    // ~Compiler Dependent~ -please check the order!!
    ZF:1, // compiler-supposed Bit 0
    CF:1,// compiler-supposed Bit 1
    OF:1,// compiler-supposed Bit 2
    SF:1,// compiler-supposed Bit 3
    Unused:3,// compiler-supposed Bit 4-6
    TF:1,// compiler-supposed Bit 7
}
```

Some of these fields are specific of this VM, however we can 'see' the generic fields: a set of specific and general purpose registers, the execution and stack pointer (yes, our EIP and ESP), the machine's flags, and other flags -the address of memory space and stack space among the others. An insteresting field is the last one, the ResumeExec. This field is used as a sort of 'Exception Handler' and it is used also for Debugging purposes (almost all debugging code was removed by T206, but you can recover it by the things that were left i.e. the 'obvious' Trap Flag check).

The initial registers are named, as they are used for IO purposes. It is not their only usage -it is their *special* usage. They got addressed and used this way once IO is allowed by the VM ALLOW IO instruction (already shown).

```
int __cdecl CheckForIO(VM_Context) { // .text:00402040
        switch (VMContext.Register IOType)
         case 2: return Do Write Output (VM Context);
        case 3: return Do_Read_Input(VM_Context);
        break:
        default: return 1;
int __cdecl Do_Write_Output(TVMContext* VMContext) { // .text:00401FF0
        int NumberBytesToWriteOut;
        void *BufferToWrite;
        if (VMContext->Register_IO!=0) return 0;
        VMAddress2Real(VMContext,VMContext->Register_IOAddress,&BufferToWrite);
        NumberBytesToWriteOut = VM_Context->Register_IOCount; //
VM_Context->Register_IOCount = write(stdout,BufferToWrite,NumberBytesToWriteOut);
        return 1;
int __cdecl Do_Read_Input(TVMContext* VMContext) { // .text:00401FA0
        int NumberBytesToReadIn;
        void *BufferToRead;
        if (VMContext->Register_IO!=0) return 0;
        VMAddress2Real(VMContext, VMContext->Register IOAddress, &BufferToRead);
        NumberBytesToReadIn = VM Context->Register IOCount;
         VM Context->Register IOCount = read(stdin, BufferToRead, NumberBytesToReadIn);
         return 1;
```

How can I assert there registers are other way used? Of course, you might think, something must *fill* them with values, no? It is a good point, but the reason is more reversing-side. The TVMContext.Registers[] pointer field is initialized with the head of the TVMContext structure. This means that generic instructions referring registers by TVMContext.Registers[] can freely access such general purpose registers.

Let us now examine in detail the main function of this VM, so to understand how it works from the scratch:

```
MemorySize = 4096;
initStack = SWAP(1);
initCode = SWAP(0x6EEFF);
byte * program;
int * OpcodeProc[];
int main() {
    dword RealEIP;
    TVMContext VMContext;
    TInstructionBuffer InstBuff;
    int res, MachineCheck;
    int c1, c2;
    char Opcode;
    /* 1. initialize VM */
    memset(VMContext,0,30*4);
    VMContext.Registers = &VMContext;
    if (*program!=0x102030) exit(1);
    //.text:004020A1
    VMContext.ProgramMemoryAddr = malloc(MemorySize+16);
    if (VMContext.ProgramMemoryAddr==0) exit(1);
    VMContext.InitCode = initCode;
    VMContext.MemorySize = MemorySize;
    memcpy(VMContext.ProgramMemoryAddr,program,2580+1);
    VMContext.StackMemoryAddr = malloc(MemorySize);
VMContext.StackMemoryInit = initStack;
    if(VMContext.StackMemoryAddr==0) exit(1);
    //.text:00402111
    VM_EIP = initApp+28;
    VMContext.StackMemoryAddr= MemorySize;
    VMContext.VM ESP = VMContext.StackMemoryInit;
    c1 = mcGenericError_or_CannotWriteTo;
    c2 = mcInputOutput;
    /* 2. start main VM Loop */
    while (true) { // .text:00402138
               // VM_Loop_Head_Default: .text:0040215B
               VMContext.InstructionCounter++;
if (VMContext.VM_EFLAGS==TF) // Step-flag for debugging purposes (code removed)
                        VMContext.MachineControl=mcStepBreakPoint;
                  //--->body<--- .text:00402177
                  VMContext.VMEIP_Saved Prior_InstrExec=VM_EIP;
/* 3. process a VM Instruction and execute it */
MachineCheck = VMAddress2Real(&VMContext,VM_EIP,&RealEIP);
                   if (!MachineCheck) {
                            MachineCheck = VMInstructionDecoder(&InstBuff,RealEIP);
                            if (!MachineCheck) // check for opposite behavoir...
                                      VMContext.MachineControl = c1;
                            else {
                                      Opcode = *RealEIP;
                                      MachineCheck = (*OpcodeProc[(char)Opcode])(&InstBuff,&VMContext);
                                      if (!MachineCheck) continue; // check for opposite behavoir...
                   ^{\prime} /* 4. if we have a Machine-Check to do, ensure to catch the 'I/O' one ^{*}/
                  if (MachineCheck && VMContext.maybe MachineControl==c2) { // VM loop end. c2==mcInputOutput
                            CheckForInputOutput(&VMContext);
                            continue;
                  }
               /\star 5. perform the exception check
              // VM_MachineErrCheck_OrEndOfVM: if (VMContext.VM_ResumeExec==0)
                   return 0;
               VM EIP = VMContext.VM ResumeExec;
              VMContext.VM ResumeExec = 0;
  }
// end....
```

Let's comment it point to point (please note that I have rearranged and restructured a bit the code, as I did not like the messy structure it appears to have in the T2'06 code):

- 1. **Initialize VM**: this part of the code simply allocates memory, copy the VM program and initialize the start values, nothing more.
 - 2. Start main VM Loop: this is the core of the virtual machine: here we count

instructions, we test for special conditions (i.e. Trap-flag, I/O requests, Code Flow exceptions). In the VM Loop we convert the virtual EIP to an x86 address and we read and decode the virtual instruction at such address.

- 3. **Process a VM Instruction and execute it**: If the VM_EIP conversion and the instruction decoding goes well, we process the VM Instruction, feeding it with the machine's context and a buffer which helds the 'decoded' instruction data.
- 4. If we have a Machine-Check to do, ensure to catch the 'I/O' one: machine checks are not always errors: so, check its special conditions, as I/O requests.
- 5. **Perform the Exception check**: if due to the code flow or the errors we reach the 'Exception Check', the resume exec register is tested: if null, application ends.

Before examining in detail the VM Instruction's management, better spend few lines on the VM memory management. As said, the VM memory is Bing Endian ordered. So, in a Little Endian machine, we need to convert back and forth all the values that moves there. This VM implements two functions for this step, Read_VMMemory_To() and Write_VMMemory_From(). Let's Examine their implementation, for getting an idea of the work:

```
; int __cdecl Write_VMMemory_From(int VMAddress,int Ptr_ValueToWriteAndSwap,int
VMValue OperandSize, int vm context ptr)
                                                         ; CODE XREF: Write_VMValue_To_Param+CB#p
; VM_PUSH+3D#p ...
.text:00401230
                Write_VMMemory_From proc near
.text:00401230
.text:00401230
.text:00401230
                VMAddress
                                 = dword ptr 4
.text:00401230
                  Ptr ValueToWriteAndSwap= dword ptr 8
.text:00401230
                  VMValue_OperandSize= dword ptr
.text:00401230
                  vm_context_ptr = dword ptr
.text:00401230
.text:00401230
                  ebx_param_vmvalue= ebx
.text:00401230
.text:00401230 000
                                           eax, [esp+Ptr ValueToWriteAndSwap]
                                  mov
.text:00401234 000
                                          edx, [esp+VMAddress]
.text:00401238 000
                                  push
                                           ebx
.text:00401239 004
                                  lea
                                           ecx, [esp+4+Ptr ValueToWriteAndSwap] ; Load Effective Address
.text:0040123D 004
                                 mov
                                           ebx_param_vmvalue, [eax]
.text:0040123F 004
                                          eax, [esp+4+vm_context_ptr]
                                                         ; Write_RealAddr_To
; VM_Address
.text:00401243 004
                                 push
push
                                          ecx
edx
.text:00401244 008
.text:00401245 00C
                                                           ; vm context ptr
                                  push
                                           eax
                                 call
                                          VMAddress2Real ; Call Procedure
.text:00401246 010
.text:00401246
                                          esp, OCh ; Add
                               add
test
jnz
.text:0040124B 010
.text:0040124E 004
                                                           ; Logical Compare
                                          eax, eax
.text:00401250 004
                                          short loc_401254 ; Jump if Not Zero (ZF=0)
.text:00401250
.text:00401252 004
                                 pop
                                          ebx_param_vmvalue
                                                          ; Return Near from Procedure
.text:00401253 000
                                  retn
.text:00401253
.text:00401254
.text:00401254
                  loc_401254:
.text:00401254
                                                           ; CODE XREF: Write_VMMemory_From+20#j
.text:00401254 004
                                          eax, [esp+4+VMValue_OperandSize]
                                  mov.
.text:00401258 004
                                  dec
                                           eax
                                                 ; Decrement by 1
.text:00401259 004
                                 jz
                                          short op_byte_no_be_swap ; Jump if Zero (ZF=1)
.text:00401259
.text:0040125B 004
                                 dec
                                                          ; Decrement by 1
.text:0040125C 004
                                          short op_word_do_le2be_swap ; Jump if Zero (ZF=1)
.text:0040125C
.text:0040125E 004
                                  sub
                                          eax, 2
                                                           ; Integer Subtraction
text:00401261 004 sub short loc_4012AD; here below, operandsize is 4 ... (the code here was already shown: it is the prior 'swap endian' code)
.text:004012AD 004 mov eax, 1
.text:004012B2 004
                                          ebx_param_vmvalue
                                   pop
                                                          ; Return Near from Procedure
.text:004012B3 000
                                  retn
.text:004012B3
.text:004012B3
                 Write_VMMemory_From endp
int Write_VMMemory_From(int VMAddress,int *LEValueSource, // Ptr_ValueToWriteAndSwap
   int OperandSize, TVMContext* VMContext) // .text:00401230
```

```
int *DestAddr;
res = VMAddress2Real(VMContext,VMAddress,&DestAddr);
switch(OperandSize) {
    case 1: *(byte*)DestAddr = SWAP((byte)LEValueSource);break;
    case 2: *(word*)DestAddr = SWAP((word)LEValueSource);break;
    case 4: *(dword*)DestAddr = SWAP((dword)LEValueSource);break;
}
return 1;
}
```

As you can see, this procedure's code simply translates a memory virtual address to its x86 address, then write a value on it, swapping its endianness. This procedure is obviously used on those procedure that manipulates i.e. the virtual stack. The read procedure is very similar, but it differs because the x86 memory is written, not the virtual one.

4. VM Instruction Core

The instruction core of this VM is represented by the buffer it uses for interpretating the VM program opcodes and transfers them to the VM instruction scheduler. From this point of view, you could write your own VM Language by swapping the VM Decoder and keeping few fields attuned. This could be possible due to the fact the VM interpretation is layered within a buffer, which acts as an indirection layer. But let's examine such buffers in detail:

```
struct TparamDecoding{ // used by the decoding array to retrieve i.e. the parameters usage of instructions
       int ID,
       int Params[3];
struct TSubInstr { // represents a parameter's field of the VM Instruction
       int AddressType,
      int RegisterIdx,
      int Decoder_ParamsValue,
      int VMValue
}
struct TInstructionBuffer{
       int Length,
      int InstructionData,
      char InstrType,
       //char Fillers1[3], // if structure alignment is 1
       int Operand_Size,
       char InstructionParamsCount,
       //char Fillers2[3], // if structure alignment is 1
       SubInstr ParamDest.
      SubInstr paramSrc,
SubInstr ParamThird,
       SubInstr *WorkSubField
```

These structures are very used by the VM. Let's examine now the functions that read and write the parameters:

```
enum TVMAddressType {
    vmaRegister = 0,
    vmaRegisterAddress = 1,
    vmaDirectAddress = 2,
    vmaVMValue_orC4__or_displacement = 3
}
```

```
int Retrieve Param Value (TInstructionBuffer *InstrBuff, SubInstr *Param, // 14h/24h/34h
   int *WriteValueTo, TVMContext *VMContext) // .text:00401340
  switch(Param->AddressType) {
                vmaRegister:
        switch(InstrBuff->OperandSize){
           case 4: myLEvalue = (dword)VMContext->Registers[Param->RegisterIdx];break;
            case 2: myLEvalue = (word) VMContext->Registers[Param->RegisterIdx]; break;
            case 1: myLEvalue = (char)VMContext->Registers[Param->RegisterIdx];break;
    break:
    case vmaDirectAddress:
             vmaddr = vmAddress;
    case vmaRegisterAddres:
            if (Param->AddressType!=vmaDirectAddress) {
                    vmaddr =VMContext->Registers[Param->RegisterIdx];
             res =Read VMMemory To(vmaddr, myLEvalue, InstrBuff->OperandSize)
             if (!res) return 0;
    break;
    case vmaVMValue:
             myLEvalue = ParamField->VMAddress;
    break:
    default:
   *WriteValueTo=myLEvalue;
```

As we can notice, the procedure that read the value of the parameters distinguishes between the addressing type requested, retrieving the value from the VM register's set, from a virtual address in the virtual address memory, from a direct value. Whenever it needs to access the VM memory, it uses the appropriate function that reads memory and return a swapped (Little Endian) value. The function for writing the parameters is very similar.

At this point, only two another major functions needs to be examined, the one that takes care of Virtual Flags, and the VM Decoder itself.

The Evaluate_Flags() function is called within functions that might alter the flags status. For example the VM_CMP and VM_TEST instructions call this procedure for setting the appropriate VM flags. This function is also called after math operations, to keep coherent the innternal status. An interesting part of this routine is that it receives a special parameters that indicates how the flag tests should be performed: it is used for math operations that alter the OF/CF flag.

```
cdecl Evaluate Flags (int ParamAdditional, int ParamEvaluate,
int TestType, TInstructionBuffer* Instruction_ptr, TVMContext* VMContext) // .text:00401340
        TVMFLAGS *Flags = &VMContext->VMFlags;
        int OpSize = Instruction_ptr->OperandSize;
        int NegMark;
        switch (OpSize)
        case 4: NegMark =0x80000000; Flags->ZF= ParamEvaluate==0; break;
        case 2: NegMark =0x8000;Flags->ZF= (word) ParamEvaluate==0; break;
        case 1: NegMark =0x80;Flags->ZF= (char)ParamEvaluate==0; break;
        default: NegMark = ParamAdditional; // room for BTx instructions expansion.
                 // custom evaluation of flags based on bit-testing.
        Flags->SF= (NegMark&ParamEvaluate)!=0;
        case 2: Flags->OF = (NegMark&ParamEvaluate) == 0 && (NegMark&ParamAdditional)!=0;
                Flags->CF = (NegMark&ParamEvaluate)!=0&&(NegMark&ParamAdditional)==0;
        case 1: Flags->OF = ! ((NegMark&ParamEvaluate) == 0 && (NegMark&ParamAdditional)!=0);
                Flags->CF = ! ((NegMark&ParamEvaluate)!=0&&(NegMark&ParamAdditional)==0);
        case 0:
        default:
        return;
```

A side note: you can implement your own VM instruction that works on bit fields (BTS, BTC etc.) and then calls this function with an OperandSize different from the natual size (1-2-4). This causes the function to take the additional parameter as a bit mask for performing the Btx tests on such bit.

This is the Decoder function:

```
bool VMInstructionDecoder(TInstructionBuffer* InstructionPtr, byte *VMEIP_RealAddr) { // .text:00401000
         TInstrTag InstrType;
        byte LowNib, HiNib;
        AddrSize;
         JccIndex;
         dword *ExaminedDwords;
        TempInstrSize;
         dd* TempPtr;
         ParamsCount;
         Temp;
         wTemp;
        bTemp;
        memset(InstrBuf, 0, 0x13*4);
        InstructionPtr->WorkSubField = &InstructionPtr->ParamDest; // set which is the first decoded param
    /* 1. set types */
         InstrType = VMEIP RealAddr[0];//*(byte *)VMEIP RealAddr
        InstructionPtr->InstrType = InstrType.InstrType;//b&0x3F; // ==00111111b
         swith(InstrType.AddSize) { //swith(InstrType>>6) { // the sub is needed for setting flags!
         case 0: AddrSize = 1;
                                   break;
        case 1: AddrSize = 2;
case 2: AddrSize = 4;
                                             break;
                                            break;
        default: return 0;
         InstructionPtr->OperandSize = AddrSize;
         ParamIdx= InstructionPtr->InstrType; // InstructionPtr->InstrType<<4; // *structure size
          \text{if (ParamTable[ParamIdx].ID==0x33) return 0; // 0x33 entry has no associated instruction } \\
         if ( (char)ParamTable[ParamIdx].ParamDest==4 && AddrSize!=4) return 0;
         InstructionPtr->InstrID = ParamTable[ParamIdx].ID; // Jump Address!
         ^{\prime \star} 2. cycle thru instruction parameters as from Instruction Decoder's Table, and fill buffer ^{\star \prime}
         ExaminedParams = 0;
         TempInstrSize = 1; //0 was already used for getting here!! ParamsCount = 0; // decode the first param, so!
         while (ParamTable[ParamIdx].Params[ParamsCount]!=0) { // .text:004010B1 param decoding loop
                  //ParamsValue = ParamTable[ParamIdx].Params[ParamsCount].ID;
                 LowNib_RegIdx = VMEIP_RealAddr[TempInstrSize]&0x0F;
HiNib_AddrMode = VMEIP_RealAddr[TempInstrSize]>>4;
                  InstructionPtr->WorkSubField[ParamsCount].AddressType
                  /* 3. set up instruction sub-type (Jcc Type in this VM) ^*
                 InstructionPtr->WorkSubField[ParamsCount].Decoder ParamsValue =
ParamTable[ParamIdx].Params[ParamsCount];
                 switch (HiNib AddrMode) { // NOTE: switch on decoded address type!!
                  case vmaRegister: // 0
                 case vmaRegisterAddress: // 1
                           InstructionPtr->WorkSubField[ParaCount].RegisterIdx = LowNib_RegIdx;
                           TempInstrSize++;
                 case vmaVMValue orC4 or displacement: // 3 .text:00401134
                           if ( (char)ParamTable[ParamIdx].Params[ParamsCount]==2) return 0;
                           TempInstrSize++;
                           switch(InstructionPtr->OperandSize) {
                           case 1:
                                    bTemp = ((byte *)VMEIP RealAddr)[TempInstrSize];
                                    InstructionPtr->WorkSubField[ParamsCount].VMValue = (dword)bTemp;
                           case 2.
                                    // this might be an instrinsic inline function, due to code shape (compiler
didnt recon param 2 was 0)
                                    wTemp = ((word *)VMEIP RealAddr)[TempInstrSize];
                                    wTemp = SWAP(wTemp);
                                    InstructionPtr->WorkSubField[ParamsCount].VMValue = (dword)wTemp;
                                   TempInstrSize+=2;
                           case 4:
                                   break;
                           default: return 0;
                 case vmaDirectAddress: // 2
                          if (HiNib_AddrMode==vmaDirectAddress) { //added by me to keep flow
                                    TempInstrSize++;
                                    if (InstructionPtr->OperandSize!=4) return 0;
```

```
// .text:00401101 common code to case 2 and 3 here...
Temp = ((dword *)VMEIP_RealAddr)[TempInstrSize];
Temp = SWAP(Temp);
InstructionPtr->WorkSubField[ParamsCount].VMValue = (dword)Temp;
TempInstrSize+=4;
break;
default:
    return 0;
}
ParamsCount++; // next param data!
ExaminedParams++;
if (ParaCount>=3) break; // max 32 bytes fetched this way

};
InstructionPtr->InstructionParamsCount = ExaminedParams;
InstructionPtr->InstrSize = TempInstrSize;
return TempInstrSize;
}
```

It simply fills the common parameters to instruction in the initial part, then it start cycling thru the value of the Parameter's decoder structure. This structure holds the parameters usage for the instruction, as well as certain instruction sub-types, related -it seems- to the flag's usage in the Jcc. I had initially called this field "JccType", then I changed it to a more general "InstrType", as it could theoretically have a more general usage that the one exposed in the code.

The main loop on parameters is performed on the array of "TParamDecoding.Params[]". A Zero means that no further parameter is used by the instruction. Depending on the addressing type of the parameter, it fetch the right data and fills the TInstructionBuffer structure. As a note, the array of TParamDecoding starts at ".data:00407030 ParamTable" and ends up right before the VM Instruction table.

5. VM Instructions

The Instruction set encompasses the most common x86 instructions, with very little news. Here is the list of VM Operands implemented in the machine:

```
.data:00407430
                   VM Opcode Table dd offset VM MOV
                                                             ; DATA XREF: main+162#r
.data:00407434
                                   dd offset VM_Multiple_op2
.data:00407438
                                    dd offset VM Multiple op2
.data:0040743C
                                    dd offset VM_Multiple_op2
                                   dd offset VM_Multiple_op2
.data:00407440
.data:00407444
                                    dd offset VM Multiple op2
                                   dd offset VM_PUSH
.data:00407448
.data:0040744C
                                   dd offset VM POP
.data:00407450
                                    dd offset VM JMP
.data:00407454
                                   dd offset VM CALL
.data:00407458
                                   dd offset VM LOOP
.data:0040745C
                                   dd offset VM RET
.data:00407460
                                   dd offset VM Multiple op2
.data:00407464
                                   dd offset VM INC
.data:00407468
                                   dd offset VM_DEC
.data:0040746C
                                   dd offset VM_NOP
.data:00407470
.data:00407474
                                   dd offset VM Jcc
                                   dd offset VM Jcc
.data:00407478
.data:0040747C
                                    dd offset VM Jcc
.data:00407480
                                    dd offset VM Jcc
.data:00407484
                                   dd offset VM Jcc
.data:00407488
                                   dd offset VM_Jcc
                                   dd offset VM Jcc
.data:0040748C
.data:00407490
                                    dd offset VM NOP
.data:00407494
                                    dd offset VM NOP
.data:00407498
                                    dd offset VM NOP
.data:0040749C
                                    dd offset VM_NOP
.data:004074A0
                                    dd offset VM NOP
.data:004074A4
                                    dd offset VM NOP
```

```
.data:004074A8
                                      dd offset VM Multiple op2
                                      dd offset VM_Multiple_op2
.data:004074AC
                                      dd offset VM_Multiple_op2
dd offset VM_Multiple_op2
.data:004074B0
.data:004074B4
.data:004074B8
                                      dd offset VM_CMP
.data:004074BC
                                      dd offset VM TEST
.data:004074C0
                                      dd offset VM NOT
                                      dd offset VM_Multiple_op2
dd offset VM_Multiple_op2
.data:004074C4
.data:004074C8
.data:004074CC
                                      dd offset VM_MOV_MEMADDR_TO
.data:004074D0
                                      dd offset VM_MOV_EIP_TO
.data:004074D4
                                      dd offset VM_SWAP
                                      dd offset VM_ADD_TO_ESP
dd offset VM_SUB_FROM_ESP
.data:004074D8
.data:004074DC
                                      dd offset VM MOV FROM ESP
.data:004074E0
.data:004074E4
                                      dd offset VM MOV TO ESP
.data:004074E8
                                      dd offset VM NOP
.data:004074EC
                                      dd offset VM_NOP
data:004074F0
                                      dd offset VM NOP
.data:004074F4
                                      dd offset VM NOP
.data:004074F8
                                      dd offset VM NOP
.data:004074FC
                                      dd offset VM NOP
.data:00407500
                                      dd offset VM NOP
.data:00407504
                                      dd offset VM NOP
.data:00407508
                                      dd offset VM_NOP
                                      dd offset VM NOP
.data:0040750C
.data:00407510
                                      dd offset VM NOP
                                      dd offset VM_NOP
.data:00407514
.data:00407518
                                      dd offset VM NOP
.data:0040751C
                                      dd offset VM_NOP
.data:00407520
                                      dd offset VM_Status_8
                                      dd offset VM_SET_RESUME_EIP
dd offset VM_NOP
.data:00407524
.data:00407528
.data:0040752C
                                      dd offset VM ALLOW IO
```

There is not very much to say, except perhaps examining some of the instruction's implementation.

One that might be interesting is the following:

As you may notice, this instruction retrieve a param's value -ideally the ECX equivalent- and decrements it. When it reaches Zero it ends up and skip to the next instruction, like LOOPCXZ, else it writes the decremented value to the source operand/register and performs a jump to the requested address, either relative or absolute depending on the addressing type.

Another instruction that might be of interest is the following:

```
VMContext->VM_EIP = VMValue;
VMContext->VM_ESP+=4;
Write_VMMemory_From(&VMContext->VM_ESP, &VMRetValue,4,VMContext);
return 0;
}
```

As you can see, this instruction read the subroutine address, set up the VM_EIP for starting there at the next execution, then save the VM_EIP value of the next instruction (the one after the VM_CALL) in the stack, writing at VM_ESP. As noted before, stack addressing mode is swapped.

There are many other instructions to examine, but you can see the source code in appendix if you are looking for something special.

6. Conclusion

There are several things that are missing from this VM, most notably the instructions that operates on single bits, and the debugging layer support. Both are present *in nuce*, as we evicts from the possibility to have tests in Evaluate_Flags() for special bits other than the Sign one and the Trap Flag test on machine main cycle.

Well, I bored you enough, and bored me enough on writing this. Hope you learned something on Virtual Machines, and that you found this essay useful enough for whatever you might need it.

A. Appendix

Here you can find the (almost) whole reversed source code of T2'06 machine. Some parts are missing (all sanity checks for sure), and it will not compile as-is. It can however be used to encode your OWN Virtual Machine with little effort, as well as studying with more detail the T2'06.

Hope you appreciate it.

```
/*#define SWITCHSIZE(OpSize, Code4, Code2, Code1) switch((OpSize))
                                                                case 4: {Code4;} break;
                                                                 case 2: {Code2;} break;
case 1: {Code1;} break;
*/
enum TVMAddressType {
      vmaRegister
      vmaRegisterAddress = 1,
vmaDirectAddress = 2,
      vmaVMValue_orC4__or_displacement = 3
enum TMachineControlStatus {
     mcStepBreakPoint = 2,
mcWrongAddress = 3,
      mcGenericError_or_CannotWriteTo = 4,
     mcDivideByZero = 5,
mcInputOutput = 9
}
enum TFLAGS {
      CF
                           = 2,
                           = 4,
      OF
                           = 8,
      SF
      TF
                           = 0x80
enum TIOFlags {
                            = 1,
= 2
      DoOutput
      DoInput
};
enum TJccType {
      jccJZ
                           = 0x10,
                           = 0x11,
= 0x12,
      jccJNZ
     JecJNS
jecJO
jecJNO
jecJB
jecJNB
                           = 0x13
                           = 0x14,
                           = 0x15,
                           = 0x16,
                           = 0x17
struct TVMFLAGS {
// ~Compiler Dependent~ -please check the order!!
ZF:1, // supposed Bit 0
CF:1,// supposed Bit 1
OF:1,// supposed Bit 1
OF:1,// supposed Bit 2
SF:1,// supposed Bit 3
Unused:3,// supposed Bit 4-6
TF:1,// supposed Bit 7
struct TInstrTag {
        AddrSize:2.
        InstrType:6
struct TVMContext {
         int Register_IOType,
        int Register_IO,
int Register_IOAddress,
         int Register_IOCount,
         int GenericRegisters[12],
         int *Registers,
        int VM_ESP , int VM EIP ,
```

```
int VMEIP Saved_Prior_InstrExec,
       TVMFLAGS VM EFLAGS,
       int InstructionCounter,
       int InitCode,
       int MemorySize,
       void* ProgramMemoryAddr,
       int Original_ESP,
       int StackMemorySize,
       void* StackMemoryAddr,
       int MachineControl,
       int VM_ResumeExec
struct TSubInstr {
       int AddressType,
       int RegisterIdx,
       int Decoder_ParamsValue,
       int VMValue
struct TParamDecoding{
       int ID,
       int Params[3];
struct TInstructionBuffer{
       int Length,
       int InstructionData,
       char InstrType,
       char Fillers1[3], // if structure alignment is 1, nothing otherwise
       int Operand_Size,
       char InstructionParamsCount,
char Fillers1[3], // if structure alignment is 1, nothing otherwise
       SubInstr ParamDest,
       SubInstr paramSrc,
       SubInstr ParamThird
       SubInstr *WorkSubField
};
/st this is the original Opcode Table Array, from IDA
.data:00407430
                    ; DATA XREF: main+162#r
.data:00407434
                                     dd offset VM Multiple op2
.data:00407438
                                     dd offset VM_Multiple_op2
.data:0040743C
.data:00407440
                                     dd offset VM_Multiple_op2
.data:00407444
                                     dd offset VM_Multiple_op2
.data:00407448
                                     dd offset VM PUSH
.data:0040744C
                                     dd offset VM_POP
                                     dd offset VM_JMP
dd offset VM_CALL
.data:00407450
.data:00407454
.data:00407458
                                     dd offset VM_LOOP
.data:0040745C
                                     dd offset VM_RET
.data:00407460
                                     dd offset VM_Multiple_op2
                                     dd offset VM_INC dd offset VM_DEC
.data:00407464
.data:00407468
.data:0040746C
                                     dd offset VM_NOP
.data:00407470
                                     dd offset VM_Jcc
.data:00407474
                                     dd offset VM Jcc
.data:00407478
                                     dd offset VM_Jcc
                                     dd offset VM Jcc
.data:0040747C
.data:00407480
                                     dd offset VM Jcc
.data:00407484
                                     dd offset VM Jcc
.data:00407488
                                     dd offset VM Jcc
.data:0040748C
                                     dd offset VM_Jcc
.data:00407490
                                     dd offset VM NOP
.data:00407494
                                     dd offset VM NOP
                                     dd offset VM NOP
.data:00407498
.data:0040749C
                                     dd offset VM_NOP
.data:004074A0
                                     dd offset VM_NOP
.data:004074A4
                                     dd offset VM_NOP
                                     dd offset VM_Multiple_op2
dd offset VM_Multiple_op2
.data:004074A8
.data:004074AC
.data:004074B0
                                     dd offset VM Multiple op2
.data:004074B4
                                     dd offset VM_Multiple_op2
.data:004074B8
                                     dd offset VM_CMP
                                     dd offset VM_TEST
.data:004074BC
.data:004074C0
                                     dd offset VM_NOT
                                     dd offset VM_Multiple_op2
dd offset VM_Multiple_op2
.data:004074C4
.data:004074C8
.data:004074CC
                                     dd offset VM MOV MEMADDR TO
.data:004074D0
                                     dd offset VM_MOV_EIP_TO
.data:004074D4
                                     dd offset VM SWAP
                                     dd offset VM_ADD_TO_ESP
dd offset VM_SUB_FROM_ESP
data:004074D8
.data:004074DC
.data:004074E0
                                     dd offset VM MOV FROM ESP
```

```
.data:004074E4
                                                                          dd offset VM MOV TO ESP
.data:004074E8
                                                                         dd offset VM NOP
                                                                         dd offset VM_NOP
.data:004074EC
.data:004074F0
                                                                          dd offset VM NOP
.data:004074F4
                                                                         dd offset VM NOP
.data:004074F8
                                                                         dd offset VM NOP
.data:004074FC
                                                                         dd offset VM NOP
.data:00407500
                                                                         dd offset VM NOP
                                                                         dd offset VM NOP
.data:00407504
.data:00407508
                                                                         dd offset VM_NOP
.data:0040750C
                                                                         dd offset VM_NOP
.data:00407510
                                                                         dd offset VM NOP
                                                                         dd offset VM_NOP
.data:00407514
.data:00407518
.data:0040751C
                                                                         dd offset VM NOP
.data:00407520
                                                                          dd offset VM Status 8
.data:00407524
                                                                          dd offset VM_SET_RESUME_EIP
.data:00407528
                                                                         dd offset VM_NOP
.data:0040752C
                                                                         dd offset VM ALLOW IO
void NextInstr(TVMContext &VMContext,TInstructionBuffer &DecodedInstr)
{VMContext.VM_EIP+=DecodedInstr.InstructionLength; }
short int SWAP (short int x); // swap endian like above, x= SWAP (x1)
Smallint SWAP (Smallint x);
int SWAP(int x);
#DEFINE BETWEEN(x,loBound,hiBound) ((x>loBound)&&(x<hiBound)?true:false)
#DEFINE RANGE(x,lowLimit,RangeFromLimit) ((x>lowLimit)&&(x<(lowLimit+RangeFromLimit))?true:false)
bool VMAddress2Real(TVMContext *VMContext,int VMAddress,int *RealAddr) { // .text:004011D0
    if( RANGE(VMAddress,VMContext->InitCode,VMContext->MemorySize) ) {
                                    *RealAddr = (VM Address-VMContext->InitCode) +VMContext->ProgramMemoryAddr;
                 \verb|if(RANGE(VMAddress,VMContext->Original\_ESP,VMContext->StackMemorySize)|)| \{ (Context->StackMemorySize) | (Context->Original\_ESP,VMContext->StackMemorySize)| \} | (Context->Original\_ESP,VMContext->StackMemorySize)| \} | (Context->Original\_ESP,VMContext->StackMemorySize)| \} | (Context->Original\_ESP,VMContext->StackMemorySize)| \} | (Context->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original\_ESP,VMContext->Original_ESP,VMContext->Original_ESP,VMContext->Original_ESP,VMContext->Original_ESP,VMContext->Original_ESP,VMContext->Original_ESP,VMContext-
                                   *RealAddr = (VM_Address-VMContext->Original_ESP)+VMContext->StackMemoryAddr;
                                   return 1;
                 VMContext->MachineControl = mcWrongAddress;
                 return 0;
int Write_VMMemory_From(
       int VMAddress,
        int *LEValueSource,// Ptr_ValueToWriteAndSwap
        int OperandSize,
       TVMContext* VMContext)
       int *DestAddr;
        res = VMAddress2Real(VMContext, VMAddress, &DestAddr);
        switch(OperandSize)
                case 1: *(byte*)DestAddr = SWAP((byte)LEValueSource);break;
case 2: *(word*)DestAddr = SWAP((word)LEValueSource);break;
case 4: *(dword*)DestAddr = SWAP((dword)LEValueSource);break;
       return 1;
// used for memory values
int Read_VMMemory_To(
        int VMAddress,
        int *Write_Address_To,
        int OperandSize,
       TVMContext* VMContext)
     // VMAddress will contain the real addr of memory location
      res = VMAddress2Real(VMContext, VMAddress, &VMAddress);
      switch(OperandSize) {
                case 1: *(byte*)Write_Address_To = SWAP((byte)VMAddress);break;
case 2: *(word*)Write_Address_To = SWAP((word)VMAddress);break;
case 4: *(dword*)Write_Address_To = SWAP((dword)VMAddress);break;
        //SwapEndianMem(AddressDataSize,VMAddress,Write_Address_To);
        return 1;
}
11
int Retrieve_Param_Value(
       TInstructionBuffer *InstrBuff.
       SubInstr *Param, // 14h/24h/34h
        int *WriteValueTo,
        TVMContext *VMContext)
```

```
int mvLEvalue;
   switch(Param->AddressType) {
                   vmaRegister:
         switch(InstrBuff->OperandSize) {
             case 4: myLEvalue = (dword)VMContext->Registers[Param->RegisterIdx];break;
case 2: myLEvalue = (word)VMContext->Registers[Param->RegisterIdx];break;
             case 1: myLEvalue = (char) VMContext->Registers[Param->RegisterIdx];break;
     break;
     case vmaDirectAddress:
               vmaddr = vmAddress;
     case vmaRegisterAddres:
               if (Param->AddressType!=vmaDirectAddress) {
                        vmaddr =VMContext->Registers[Param->RegisterIdx];
               res =Read_VMMemory_To(vmaddr,myLEvalue,InstrBuff->OperandSize)
               if (!res) return 0;
     break;
     case vmaVMValue:
               myLEvalue = ParamField->VMAddress;
     break:
     default:
   *WriteValueTo=myLEvalue;
//
    __cdecl Write_VMValue_To_Param(
TInstructionBuffer *InstrBuff,
int
    TSubInstr *Param, // 14h/24h/34h
    int *WriteValueTo,
    TVMContext *VMContext)
switch(Param->AddressType) {
         vmaRegister:
case
         switch(InstrBuff->OperandSize){
         case 4: VMContext->Registers[Param->RegisterIdx] = ValueToWriteTo;break;
case 2: VMContext->Registers[Param->RegisterIdx] = (word)ValueToWriteTo|(value&!0xFFFF);break;
case 1: VMContext->Registers[Param->RegisterIdx] = (char)ValueToWriteTo|(value&!0xFF);break;
         default: return 1;
break;
         vmaDirectAddress:
case
          vmaddr = vmAddress;
         vmaRegisterAddres:
case
         if (Param->AddressType!=vmaDirectAddress) {
                   vmaddr =VMContext->Registers[Param->RegisterIdx];
         res =Write_VMMemory_From(vmaddr,&ValueToWriteTo,InstrBuff->OperandSize,VMContext)
         if (!res) return 0;
break:
case
         vmaVMValue:
         VMContext->MachineControl = mcGenericError or CannotWriteTo;
default:
return 1;
      _cdecl Evaluate_Flags(
int ParamAdditional,
int ParamEvaluate.
int TestType,
TInstructionBuffer* Instruction ptr,
TVMContext* VMContext)
         TVMFLAGS *Flags = &VMContext->VMFlags;
         int OpSize = Instruction_ptr->OperandSize;
         int NegMark;
         switch(OpSize) {
         case 4: NegMark =0x80000000;Flags->ZF= ParamEvaluate==0; break;
          case 2: NegMark =0x8000;Flags->ZF= (word)ParamEvaluate==0; break;
         case 1: NegMark =0x80;Flags->ZF= (char)ParamEvaluate==0; break;
         {\tt default:\ NegMark\ =\ ParamAdditional;\ //\ room\ for\ BTx\ instructions\ expansion.}
                   // custom evaluation of flags based on bit-testing.
         Flags->SF= (NegMark&ParamEvaluate)!=0;
         switch (TestType) {
case 2: Flags->OF = (NegMark&ParamEvaluate) == 0 && (NegMark&ParamAdditional)!=0;
                   Flags->CF = (NegMark&ParamEvaluate)!=0&&(NegMark&ParamAdditional)==0;
                   break;
         case 1: Flags->OF = ! ((NegMark&ParamEvaluate) == 0 && (NegMark&ParamAdditional)!=0);
```

```
Flags->CF = ! ((NegMark&ParamEvaluate)!=0&&(NegMark&ParamAdditional)==0);
                 break:
        case 0:
        default:
        return;
//
int cdecl VM MOV EIP TO(TVMContext* VMContext, TInstructionBuffer* DecodedInstr)
        int res = Write_VMValue_To_Param(&DecodedInstr->ParamDest,VMContext->VMEIP,VMContext);
         if (res) return 1;
        NextInstr(VMContext, DecodedInstr);
        return 0;
int __cdecl VM_MOV_MEMADDR_TO(TVMContext* VMContext, TInstructionBuffer* DecodedInstr)
        int VMAddress;
        switch(DecodedInstr->ParamSrc) {
        case vmaRegisterAddress:
                 VMAddress = VMContext->Registers[DecodedInstr->ParamSrc.RegisterIdx];
        break;
        case vmaDirectAddress:
                 VMAddress = DecodedInstr->ParamSrc.VMAddress;
        break:
        default:
                 VMContext->MachineControl = mcCannotWriteTo;
                 return 0;
        Write_VMValue_To_Param(&DecodedInstr.ParamDest, VMAddress,VMContext);
        NextInstr(VMContext, DecodedInstr);
int __cdecl VM_ADD_TO_ESP(TVMContext* VMContext, TInstructionBuffer* DecodedInstr)
        int VMValue;
        Retrieve_Param_Value(DecodedInstr->ParamDest,&VMValue);
VMContext->VM ESP+= VMValue;
        NextInstr(VMContext, DecodedInstr);
int __cdecl VM_SUB_FROM_ESP(TVMContext* VMContext, TInstructionBuffer* DecodedInstr)
        int VMValue;
        Retrieve Param Value (DecodedInstr->ParamDest, &VMValue);
        VMContext->VM_ESP-= VMValue;
        NextInstr(VMContext, DecodedInstr);
int __cdecl VM_MOV_FROM_ESP(TVMContext* VMContext, TInstructionBuffer* DecodedInstr)
        int VMValue;
        Write_VMValue_To_Param(DecodedInstr->ParamDest, &VMContext.VM_ESP);
NextInstr(VMContext, DecodedInstr);
int __cdecl VM_MOV_TO_ESP(TVMContext* VMContext, TInstructionBuffer* DecodedInstr)
        int VMValue;
        Retrieve Param Value(DecodedInstr->ParamDest, &VMContext.VM ESP);
        NextInstr(VMContext, DecodedInstr);
int __cdecl VM_MOV(TVMContext* VMContext, TInstructionBuffer* DecodedInstr)
        int VMValue;
        Retrieve_Param_Value(DecodedInstr->ParamSrc, &VMValue);
        Write_VMValue_To_Param(&DecodedInstr->ParamDest, &VMValue,VMContext);
        NextInstr(VMContext, DecodedInstr);
int __cdecl VM_NOT(TVMContext* VMContext, TInstructionBuffer* DecodedInstr)
        int VMValue;
        Retrieve_Param_Value(DecodedInstr->ParamSrc, &VMValue);
        VMValue=!VMValue;
```

```
Evaluate Flags (VMValue, 0, DecodedInstr, VMContext);
         Write_VMValue_To_Param(&DecodedInstr->ParamSrc, &VMValue,VMContext);
         NextInstr(VMContext, DecodedInstr);
int __cdecl VM_CMP(TVMContext* VMContext, TInstructionBuffer* DecodedInstr)
        int VMValue, VMValueSrc, VMValueDst:
        Retrieve_Param_Value(DecodedInstr->ParamSrc, &VMValueSrc);
         Retrieve_Param_Value(DecodedInstr->ParamDest, &VMValueDst);
         switch(DecodedInstr->OperandSize){
        case 4: VMValue = (dword) VMValueDst-(dword) VMValueSrc; break;
case 2: VMValue = (word) VMValueDst-(word) VMValueSrc; break;
         case 1: VMValue = (char) VMValueDst-(char) VMValueSrc; break;
         Evaluate_Flags(VMContext,VMValue,VMValueSrc,2,DecodedInstr,VMContext);
        NextInstr(VMContext, DecodedInstr);
int __cdecl VM_TEST(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {/* as above, make and */};
int _cdecl VM_XCHG(VMContext, DecodedInstr) {
        int VMValueSrc, VMValueDst;
        Retrieve_Param_Value(DecodedInstr->ParamSrc, &VMValueSrc);
        Retrieve_Param_Value(DecodedInstr->ParamDest, &VMValueDst);
Write_VMValue_To_Param(&DecodedInstr->ParamSrc, &VMValueDst,VMContext);
         Write VMValue To Param(&DecodedInstr->ParamDest, &VMValueSrc,VMContext);
        NextInstr(VMContext, DecodedInstr);
int __cdecl VM_INC(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {...};
int __cdecl VM_DEC(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {...};
int cdecl VM PUSH(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {
        int VMValue; int res;
        Retrieve Param Value (DecodedInstr->ParamSrc, &VMValue);
         VMContext.VM ESP+=4;
         Write VMValue To Param(&VMContext->VM ESP, &VMValue,4,VMContext);
        NextInstr(VMContext, DecodedInstr);
int __cdecl VM_POP(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {
        int VMValue;
        Read_VMMemory_To(VMContext->VM_ESP, &VMValue);
Write_VMValue_To_Param(&DecodedInstr->ParamDest, &VMValue,4,VMContext);
         VMContext.VM ESP-=4;
        NextInstr(VMContext, DecodedInstr);
int __cdecl VM_Jcc(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {
         int VMValue;
        bool DoJump=false;
         // Original code is a bit different here:
         \ensuremath{//} BUT it is more professional this way.
         switch(DecodedInstr->InstrType) {
         case jccJZ: DoJump = VMContext->VM_EFlags&ZF; break;
         case jccJNZ: DoJump = !VMContext->VM_EFlags&ZF; break;
         case jccJS: DoJump = VMContext->VM_EFlags&SF; break;
         case jccJNS: DoJump = !VMContext->VM_EFlags&SF; break;
         case jccJO: DoJump = VMContext->VM EFlags&OF; break;
         case jccJNO: DoJump = !VMContext->VM EFlags&OF; break;
         case jccJB: DoJump = VMContext->VM_EFlags&CF; break;
         case jccJNB: DoJump = !VMContext->VM_EFlags&CF; break;
         default: break;
         if(!DoJump) {
                 NextInstr(VMContext, DecodedInstr);
                  return 0;
         res = Retrieve_Param_Value(DecodedInstr->ParamDest, &VMValue);
         if (!res) return 1;
         if (DecodedInstr->AddressType==vmaVMValueOrDisplacement)
                 VMValue+=VMContext->VM EIP;
         VMContext->VM_EIP = VMValue;
         return 0;
int __cdecl VM_JMP(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {...};
int cdecl VM CALL(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {
        int VMValue, VMRetValue; int res;
        VMRetValue = VMContext->VM EIP+DecodedInstr->Length;
         res = Retrieve_Param_Value(DecodedInstr->ParamDest, &VMValue);
         if (!res) return 1;
```

```
VMContext->VM_EIP = VMValue;
VMContext->VM_ESP+=4;
         Write_VMValue_To_Param(&VMContext->VM_ESP, &VMRetValue,4,VMContext);
         return 0;
int __cdecl VM_LOOP(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {
         int VMCycleValue, VMValue;
        Retrieve Param Value (DecodedInstr->ParamSrc, &VMCycleValue);
         VMCycleValue--;
         if (VMCycleValue==0) {
                 NextInstr(VMContext, DecodedInstr);
                  return 0;
         Write_VMValue_To_Param(&DecodedInstr->ParamSrc, &VMCycleValue,4,VMContext);
         Retrieve Param Value (DecodedInstr->ParamDest, &VMValue);
         if (DecodedInstr->AddressType==vmaVMValueOrDisplacement)
                 VMValue+=VMContext->VM EIP;
         VMContext->VM EIP = VMValue;
        return 0;
int __cdecl VM_RET(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {
        int VMValue;
        Read_VMMemory_To(VMContext->VM_ESP, &VMValue);
        VMContext->VM ESP-=4;
        VMContext->VM_EIP = VMValue;
int __cdecl VM_RESUME_EIP(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {
         // set the resume address on error/the end condition
        int VMValue;
        Retrieve Param Value (DecodedInstr->ParamDest, &VMValue);
         VMContext->VM ResumeExec = VMValue;
        NextInstr(VMContext, DecodedInstr);
int __cdecl VM_ALLOW_IO(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {
         VMContext->MachineControl = mcInputOutput;
        NextInstr(VMContext, DecodedInstr);
         // very ugly: for having IO you must force a MachineControl check, as if error were in.
         return 1;
int cdecl VM NOP(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {NextInstr(VMContext, DecodedInstr);}
// unsigned -> signed
int __cdecl VM_MULTIPLE_OP2(TVMContext* VMContext, TInstructionBuffer* DecodedInstr) {
        int VMValueDst, VMValueThird, VMValueSrc, VMValueEval;
        int ModeSwitch = 0:
        Retrieve_Param_Value(DecodedInstr->ParamThird, &VMValueThird);
         Retrieve Param Value (DecodedInstr->ParamSource, &VMValueSrc);
         switch(DecodedInstr->InstrID-1) {
         case 0: // ADD
                 ModeSwitch = 2;
                  switch(DecodedInstr->OperandSize) {
           case 1: VMValueEval = (char) VMValueSrc + (char) VMValueThird; break;
                    case 2: VMValueEval = (word) VMValueSrc + (word) VMValueThird; break;
case 4: VMValueEval = VMValueSrc + VMValueThird;
        break;
         case 1: // SUB
                  ModeSwitch = 1;
                  switch (DecodedInstr->OperandSize) {
                               VMValueEval = (char)VMValueSrc - (char)VMValueThird; break;
VMValueEval = (word)VMValueSrc - (word)VMValueThird; break;
VMValueEval = VMValueSrc - VMValueThird;
                     case 1:
                     case 2:
                     case 4:
         break;
         case 2: // XOR
                  switch(DecodedInstr->OperandSize) {
                                VMValueEval = (char)VMValueSrc ^ (char)VMValueThird; break;
VMValueEval = (word)VMValueSrc ^ (word)VMValueThird;break;
                     case 1:
                      case 2:
                                   VMValueEval = VMValueSrc ^ VMValueThird;
                      case 4:
         case 10: // AND - copy&paste above.
        break:
         case 11: // OR - copy&paste above.
         break;
```

```
case 6: // SHL - copy&paste above.
         break;
         case 7: // SHR - copy&paste above.
         break;
         case 8: // ROL - copy&paste above.
         break;
         case 9: // ROR - copy&paste above.
         break:
         case 4: // IMUL - copy&paste above.
         break;
         case 5: // IDIV
                  if (VMValueThird==0) {
                           VMContext->MachineControl = mcDivideByZero;
                           return 0:
                  switch(DecodedInstr->OperandSize) {
                                 VMValueEval = (byte)VMValueSrc / (byte)VMValueThird; break;
VMValueEval = (word)VMValueSrc / (word)VMValueThird; break;
VMValueEval = VMValueSrc / VMValueThird;
                      case 4 ·
        break;
         case 5: // IDIVREST - copy&paste above.
         default: // opcode 12 and follows
         Evaluate Flags(VMValueSrc, VMValueEval, ModeSwitch, InstructionPtr, VmContext);
         Write VMValue To Param(InstructionPtr, DecodedInstr->ParamDest, &VMValueEval,VMContext);
         NextInstr(VMContext, DecodedInstr);
int __cdecl Do_Write_Output(TVMContext* VMContext) {
         int NumberBytesToWriteOut;
         void *BufferToWrite;
         if (VMContext->Register_IO!=0) return 0;
         VMAddress2Real(VMContext, VMContext->Register_IOAddress, &BufferToWrite);
         NumberBytesToWriteOut = VM Context->Register IOCount; //
         VM_Context->Register_IOCount = write(stdout, BufferToWrite, NumberBytesToWriteOut);
int __cdecl Do_Read_Input(TVMContext* VMContext) {
         int NumberBytesToReadIn;
        void *BufferToRead;
         if (VMContext->Register_IO!=0) return 0;
         VMAddress2Real(VMContext, VMContext->Register_IOAddress, &BufferToRead);
        NumberBytesToReadIn = VM_Context->Register_IOCount;
VM_Context->Register_IOCount = read(stdin,BufferToRead,NumberBytesToReadIn);
         return 1;
}
int __cdecl CheckForIO(VM_Context) {
         switch(VMContext.Register_IOType)
         case 2: return Do_Write_Output(VM_Context);
        break;
         case 3: return Do_Read_Input(VM_Context);
         break;
         default: return 1;
bool VMInstructionDecoder(TInstructionBuffer* InstructionPtr, byte *VMEIP RealAddr) { // .text:00401000
         TInstrTag InstrType;
         byte LowNib, HiNib;
         AddrSize;
         JccIndex;
         dword *ExaminedDwords;
         TempInstrSize;
         dd* TempPtr;
         ParamsCount;
        Temp;
         wTemp;
        bTemp;
         memset(InstrBuf, 0, 0x13*4);
         InstructionPtr->WorkSubField = &InstructionPtr->ParamDest; // set which is the first decoded param
```

```
InstrType = VMEIP RealAddr[0];//*(byte *)VMEIP RealAddr
    InstructionPtr->InstrType = InstrType.InstrType;//b&0x3F; // ==00111111b //swith(InstrType>>6) { // the sub is needed for setting flags!
         swith(InstrType.AddSize)
         case 0: AddrSize = 1;
                                    break;
         case 1:
                          AddrSize = 2;
AddrSize = 4;
                                               break;
         case 2:
                                               break:
         default: return 0;
         InstructionPtr->OperandSize = AddrSize;
         //ParamIdx= InstructionPtr->InstrType<<4; // *structure size
         ParamIdx= InstructionPtr->InstrType;
         if (ParamTable[ParamIdx] ID==0x33) return 0; // 0x33 entries has no associated instruction
         if ((char)ParamTable[ParamIdx].ParamDest==4 && AddrSize!=4) return 0;
         InstructionPtr->InstrID = ParamTable[ParamIdx].ID; // Jump Address!
         ExaminedParams = 0;
         TempInstrSize = 1; //0 was already used for getting here!!
ParamsCount = 0; // decode the first param, so!
// ParamTable[ParamIdx].Params[ParamsCount]; // 401099
         while (ParamTable[ParamIdx].Params[ParamsCount]!=0) { // .text:004010B1 param decoding loop
                   ParamsValue = ParamTable[ParamIdx].Params[ParamsCount];
                  LowNib_RegIdx = VMEIP_RealAddr[TempInstrSize]&OxOF;
HiNib_AddrMode = VMEIP_RealAddr[TempInstrSize]>>4;
                  InstructionPtr->WorkSubField[ParamsCount].AddressType = HiNib;
InstructionPtr->WorkSubField[ParamsCount].field8 = ParamTable[ParamIdx].Params[ParamsCount];
                  switch (HiNib AddrMode) { // NOTE: switch on decoded address type!!
                  case vmaRegister: // 0
                  case vmaRegisterAddress: // 1
                            InstructionPtr->WorkSubField[ParaCount].RegisterIdx = LowNib_RegIdx;
                            TempInstrSize++;
                  break;
                  case vmaVMValue orC4 or displacement: // 3 .text:00401134
                            if ( (char)ParamTable[ParamIdx].Params[ParamsCount]==2) return 0;
                            TempInstrSize++;
                            switch(InstructionPtr->OperandSize) {
                            case 1.
                                     bTemp = ((byte *)VMEIP RealAddr)[TempInstrSize];
                                      InstructionPtr->WorkSubField[ParamsCount].VMValue = (dword)bTemp;
                                      TempInstrSize++;
                            case 2:
                                     // this might be an instrinsic inline function, due to code shape (compiler
didnt recon param 2 was 0)
                                     wTemp = ((word *)VMEIP RealAddr)[TempInstrSize];
                                      wTemp = SWAP(wTemp);
                                      InstructionPtr->WorkSubField[ParamsCount].VMValue = (dword)wTemp;
                                     TempInstrSize+=2;
                            case 4:
                                     break;
                            default: return 0;
                  case vmaDirectAddress: // 2
                            if (HiNib_AddrMode==vmaDirectAddress) { //added by me to keep flow
                                     TempInstrSize++;
                                      if (InstructionPtr->OperandSize!=4) return 0;
                            // .text:00401101 common code to case 2 and 3 here...
                            Temp = ((dword *)VMEIP_RealAddr)[TempInstrSize];
Temp = SWAP(Temp);
                            InstructionPtr->WorkSubField[ParamsCount].VMValue = (dword)Temp;
                            TempInstrSize+=4;
                  break;
                  default:
                            return 0;
                  ParamsCount++; // next param data!
                  ExaminedParams++;
                  if (ParaCount>=3) break; // max 32 bytes fetched this way
         InstructionPtr->InstructionParamsCount = ExaminedParams;
         InstructionPtr->InstrSize = TempInstrSize;
         return TempInstrSize;
#DEFINE BETWEEN(x,loBound,hiBound) ((x>loBound)&&(x<hiBound)?true:false)
#DEFINE RANGE(x,lowLimit,RangeFromLimit) ((x>lowLimit)&&(x<(lowLimit+RangeFromLimit))?true:false)
MemorySize = 4096;
initStack = SWAP(1);
initCode = SWAP(0x6EEFF);
byte * program;
int * OpcodeProc[];
int main() {
```

```
dword RealEIP;
 TVMContext VMContext;
 TInstructionBuffer InstBuff;
 int res, MachineCheck;
 int c1, c2;
 char Opcode;
 /* 1. initialize VM */
 memset (VMContext, 0, 30*4);
 VMContext.Registers = &VMContext;
 if (*program!=0x102030) exit(1);
 //.text:004020A1
 VMContext.ProgramMemoryAddr = malloc(MemorySize+16);
 if (VMContext.ProgramMemoryAddr==0) exit(1);
 VMContext.InitCode = initCode;
 VMContext.MemorySize = MemorySize;
 memcpy(VMContext.ProgramMemoryAddr,program,2580+1);
 VMContext.StackMemoryAddr = malloc(MemorySize);
VMContext.StackMemoryInit = initStack;
 if(VMContext.StackMemoryAddr==0) exit(1);
 //.text:00402111
 VM EIP = initApp+28;
 VMContext.StackMemoryAddr= MemorySize;
 VMContext.VM_ESP = VMContext.StackMemoryInit;
 c1 = mcGenericError_or_CannotWriteTo;
 c2 = mcInputOutput;
 /* 2. start main VM Loop */
 while (true) { // .text:00402138 // VM_Loop_Head_Default: .text:0040215B
            VMContext.InstructionCounter++;
if (VMContext.VM_EFLAGS==TF) // Step-flag for debugging purposes (code removed)
                     VMContext.MachineControl=mcStepBreakPoint;
             else {
           //--->body<--- .text:00402177
           VMContext.VMEIP_Saved_Prior_InstrExec=VM_EIP;
           /* 3. process a VM Instruction and execute it */
MachineCheck = VMAddress2Real(&VMContext,VM_EIP,&RealEIP);
           if (!MachineCheck) {
    MachineCheck = VMInstructionDecoder(&InstBuff,RealEIP);
               if (!MachineCheck) // check for opposite behavoir...
                    VMContext.MachineControl = c1;
                else {
                    Opcode = *RealEIP;
                    MachineCheck = (*OpcodeProc[(char)Opcode])(&InstBuff,&VMContext);
                             if (!MachineCheck) continue; // check for opposite behavoir...
           ^{\prime} /* 4. if we have a MachineCheck to do, ensure to catch the 'IO' one ^{*\prime}
           if (MachineCheck && VMContext.maybe_MachineControl==c2) { // VM loop end. c2==mcInputOutput
                         CheckForInputOutput(&VMContext);
                         continue;
        }
/* 5. perform the exception check */
        // VM_MachineErrCheck_OrEndOfVM:
        if (VMContext.VM ResumeExec==0) return 0;
             VM EIP = VMContext.VM ResumeExec;
            VMContext.VM_ResumeExec = 0;
// end....
```