



ST firmware upgrade services for STM32WB Series

Introduction

This document describes the firmware upgrade services (FUS) available on STM32WB Series microcontrollers. These services are provided by ST code located in a secure portion of the embedded Flash memory, and is used by any code running on Cortex®-M4 with an user Flash memory or through embedded bootloader commands (also running on Cortex®-M4).



1 General information

This document applies to STM32WB Series Arm®-based devices.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

1.1 Firmware upgrade services definition

FUS (firmware upgrade services) is a firmware running on STM32WB Cortex®-M0+ and offering following features:

- 1. Install, upgrade or delete STM32WB Cortex®-M0+ wireless stack:
 - Only encrypted and signed by ST
 - Optionally, additionally double signed by customer if needed
- 2. FUS self-upgrade:
 - Only encrypted and signed by ST
 - Optionally, additionally double signed by customer if needed
- 3. Customer authentication key management:
 - Used for images double signature
 - Install, update and lock the customer authentication key
- 4. User key management:
 - Store customer keys
 - Master key
 - Simple clear key
 - Encrypted key (by master key)
 - In secure area accessible only by Cortex[®]-M0+ code.
 - Write stored key (simple or encrypted) into AES1 (advanced encryption standard) in secure mode (key not accessible by Cortex[®]-M4)
 - Key width: 128 or 256 bits
 - Up to 100 user keys (encrypted by master key or clear) and 1 user master key
- 5. Communication with Cortex®-M4 (user code or bootloader):
 - Through IPCC commands and response model (same as wireless stack model)
 - Commands already supported by STM32WB bootloader (in ROM)

1.2 FUS versioning and identification

The user needs to read the shared table memory in SRAM2a to identify FUS version, as explained in Section 1.6 Shared tables memory usage and in Section 6.1 Shared tables usage.

The first word in SRAM2a pointed by IPCCDBA option byte is the "Device info table" address. This table (described in Table 5. Device information table) contains the FUS version at offset 0xC which is encoded on four bytes. Typically, if IPCCDBA=0x0000 and @0x20030000 contains 0x20030024, then FUS version is @0x20030030.

Installation of a FUS image respects the conditions stated in the image binary release notes.

AN5185 - Rev 3 page 2/33



Table 1. FUS versions

FUS version	Description		
	Default version programmed in production for all STM32WB5xx devices.		
V0.5.3	Must be upgraded to V1.0.1 on STM32WB5xG devices or to V1.0.2 on STM32WB5xE/5xC devices.		
	This version is not available for download on www.st.com and cannot be installed by users.		
\/4.0.4	First official release available on st.com and dedicated to STM32WB5xG devices only (1-MBytes Flash memory size)		
V1.0.1	This version must not be installed on STM32WB5xE/5xC devices, otherwise device enters a locked state and no further updates are possible.		
	First official release available on www.st.com and dedicated to STM32WB5xE/5xC devices (512-KBytes and 256-KBytes Flash memory size)		
	V1.0.2 can be installed on STM32WB5xG devices if the devices present FUS V0.5.3.		
V1.0.2	If an STM32WB5xG device has FUS V1.0.1, then there is no need to upgrade to V1.0.2, since it does not bring any new feature/change vs. V1.0.1.		
	In case FUS V1.0.2 installation is started by user on an STM32WB5xG device with FUS V1.0.1, FUS returns FUS_STATE_IMG_NOT_AUTHENTIC error and discard the upgrade.		

1.3 How to activate FUS

The FUS runs on Cortex®-M0+ and on the protected Flash memory zone dedicated for FUS and wireless stack. There are two possible situations:

Table 2. FUS activation cases

Situation	How to activate FUS	
	Ensure Cortex®-M0+ is activated by setting C2BOOT bit in PWR_CR4 register	
No wireless stack is running (ie. first time	Ensure IPCCDBA (option bytes) points to a valid shared table information structure in SRAM2a (fill correct pointers to device information table and system table)	
STM32WB is running or wireless stack has been removed)	Note that both of these conditions are performed automatically by system bootloader. So if devide boot is configured on system memory, the FUS must be activated with no need for further user actions.	
	Otherwise, these actions must be performed by user code running on Cortex®-M4 CPU.	
Wireless stack is	Perform same steps as above	
installed and running	Request wireless stack to launch FUS by sending two consecutive FUS_GET_STATE commands. The first one must return FUS_STATE_NOT_RUNNING state and the second causes FUS to start.	

In order to check if FUS is running or not, the following options are available:

- Send a single FUS_GET_STATE command and check the return status. If it is FUS_STATE_NOT_RUNNING then FUS is not running.
- Check the SBRV option byte value:
 - If it is 0x3D800 then FUS must be running
 - If it is different from 0x3D800 then FUS is not running
- · Send a wireless stack command:
 - If it is acknowledged, then FUS is not running
 - If it is not acknowledged, then FUS is running
- Read the shared table information:
 - Read IPCCDBA (in option bytes) to get the shared tables start address in SRAM2a
 - Get the device information table address

AN5185 - Rev 3 page 3/33




- Read the field "Last FUS active state"
 - 0x04 means that stack must be running
 - Other values mean that FUS must be running

1.4 Memory mapping

The FUS has a dedicated space in Flash memory that depends on the FUS size. It also uses a dedicated space in SRAM2a and SRAM2b and a shared space in SRAM2a (shared tables). The size of dedicated space in Flash memory, SRAM2a and SRAM2b is defined by option bytes. For more information, refer to the product reference manual.

The dedicated Flash memory and SRAM areas are shared with the wireless stack if it is installed. But at a given time, either FUS or wireless stack is running on Cortex®-M0+.

Figure 1. Flash memory mapping



AN5185 - Rev 3 page 4/33






Figure 2. SRAM memory mapping

1.5 FUS resources usage

The FUS only configures / uses the resources listed in Table 3.

The RCC (reset and clock control), Flash memory, PWR (power control) and all necessary components for the STM32 normal operation must be configured by Cortex[®]-M4 application prior to enabling Cortex[®]-M0+ (it is automatically done by system bootloader when started).

AN5185 - Rev 3 page 5/33



Table 5.1 00 resources usage					
Resource	Case	Configuration			
Floob	Abores	Dedicated Flash is used by FUS depending on its size and on the size of the current wireless stack and the image requested for install.			
Flash	Always	Parts of dedicated Flash memory may be written and/or erased during FUS operations. Take care of operations performing write/erase cycles on the Flash memory while FUS is running.			
SRAM2b	Always	SRAM2b secure area is used by FUS depending on its version.			
		SRAM2a secure area is used by FUS depending on its version.			
SRAM2a Always		SRAM2a public area is used by FUS to write into shared tables for information table and commands table.			
IPCC	Always	IPCC is used by FUS for mail boxing between Cortex®-M0+ and Cortex®-M4 user application or bootloader or JTAG.			
		Two channels are used: P1CH2 (command/response channel) and P1CH4 (trace channel).			
PKA	When install is required	PKA is enabled, configured and used for signature verification.			
AES	When key service is	AES1 is configured in secure mode (key register is accessible only by Cortex®-M0+)			

Table 3. FUS resources usage

1.6 Shared tables memory usage

required

Communication data buffers are pointed by lookup table which address is determined by an option byte: IPCCDBA (IPCC mailbox data buffer base address). This address provides the base address of the buffer tables pointers as detailed in *Building a wireless application* (AN5289).

AES1 key register is written by FUS with the key requested by user.

If IPCCDBA points to an address that does not fit all table pointers (ie. (SRAM2a_END_ADDRESS - SharedTable_BaseAddress) < SizeOf(SharedTable)) then the FUS must discard usage of shared table completely and thus no communication or commands are possible with FUS.

User application has to setup correctly the shared table base address, otherwise it must stop FUS services initialization.

Reference table (SRAM2 ret)

@ Traces table

@ Async event table

@ System table

@ Thread table

@ BLE table

@ Device info table

Figure 3. Shared table architecture

FUS uses only two tables:

• Device information table: this table allows to provide useful information from FUS to Cortex®-M4 user application (or JTAG) at startup (content written by FUS at startup).

AN5185 - Rev 3 page 6/33



• System table: this table allows to exchange commands and responses between FUS and Cortex®-M4 user application.

AN5185 - Rev 3 page 7/33



Wireless stack image operations

The FUS allows user to install, upgrade and delete the wireless stack.

The wireless stack has to be provided by ST (encrypted and signed) in order to be installed by FUS. User may add its own signature to the wireless stack image binary using the ST tools and as detailed in user authentication section (if the user authentication key has already been loaded by FUS).

Wireless stack install, upgrade and delete operations is performed through bootloader, JTAG, or user application. STM32CubeProgrammer provide the tools to perform this operation through bootloader interfaces USART and USB-DFU. JTAG interface is not yet supported.

2.1 Wireless stack install and upgrade

Wireless stack install means first installation on a chip where there is no wireless stack already installed. Wireless stack upgrade means installation on a chip where there is already a wireless stack installed (may be running or not).

2.1.1 Operation instructions

In order to perform a wireless stack install or upgrade, following steps have to be followed:

- 1. Download the wireless stack image from st.com or from the STM32CubeMx repository.
- 2. Write the wireless stack image in the user Flash memory at the address equal to:
 - If new install (no wireless stack currently installed): 0x080F2000 ImageSize
 - If a wireless stack is already installed:
 - If new image size <= current image size: WirelessStackAddress ImageSize
 - If new image size > current image size: WirelessStackAddress (2xImageSize WirelessStackSize
- 3. Ensure FUS is running (follow steps in Section 1.3 How to activate FUS)
- 4. Send FUS_FW_UPGRADE command through IPCC mechanism (explained in sections below)
- 5. Send FUS_GET_STATE till getting state equal to FUS_STATE_NOT_RUNNING (this means that the wireless stack has been installed and is now running).

During the installation process, expect multiple system resets to occur. These system resets are performed by FUS and are necessary for the modification of dedicated memory parameters and to make Cortex®-M0+ run the installed wireless stack. The number of system resets depends on the configuration and the location of new and old images.

The following table explains possible errors when install/upgrade operation is requested and their respective results.

Table 4. FUS upgrade returned errors

Error	Reason	Result
No enough space	Space between current installed wireless stack and the address of loaded image is too small.	Installation request is rejected. FUS return error state and go back to Idle state.
Image signature not found	Incorrect or corrupted signature header or body.	FUS returns authentication error then go back to idle state. Image is not installed and no changes on Flash memory/SRAM.
Image customer signature not found	Incorrect or corrupted signature header or body.	FUS returns authentication error then go back to idle state. Image is not installed and no changes on Flash memory/SRAM.
Image corrupted	Incorrect image header or corrupted image.	FUS returns image corruption error then go back to idle state. Image is not installed and it is erased by FUS.
No state is returned by FUS	A reset performed by FUS has occurred before reception of the command response.	Command resending must result in getting the response from FUS.

AN5185 - Rev 3 page 8/33



Error Reason		Result
Other failures	External power interruption or external reset during FUS operation	FUS must be able to recover and delete the corrupted image and go back to default state. It may perform several system resets in order to complete the recovery operation.

2.1.2 Memory considerations

At first install or when no wireless stack is installed, the FUS not make any optimization on the address where the wireless stack is installed. The wireless stack image must be installed at the same address where it has been loaded by user.

At wireless stack upgrade (a wireless stack is already installed), the FUS may move the upgraded stack after upgrade and before running it.

The remaining space in this case is left free for Cortex®-M4 user application usage.

After install/upgrade operation is done successfully, the SRAM2a, SRAM2b, Flash memory secure boundaries and SBRV value are changed according to requirements of the installed wireless stack.

2.2 Wireless stack delete

Wireless stack delete means removing the wireless stack that is already installed on a chip (may be running or not).

2.2.1 Operation instructions

In order to perform a wireless stack delete following steps have to be followed:

- 1. Ensure FUS is running (follow steps in Section 1.3 How to activate FUS)
- 2. Send FUS FW DELETE command through IPCC mechanism (explained in sections below)
- 3. Send FUS_GET_STATE till getting state equal to FUS_STATE_NOT_RUNNING (this means that the wireless stack has been installed and is now running).

During the delete process, expect multiple system resets to occur. These system resets are performed by FUS and are necessary for the modification of dedicated memory parameters. The number of system resets depends on the configuration and the location of the wireless stack.

If no wireless stack is installed and a delete request is sent, then the FUS returns error state informing that no wireless stack was found (FUS_STATE_IMG_NOT_FOUND).

2.2.2 Memory considerations

After the delete operation is done successfully, all the space used by wireless stack becomes free for usage by Cortex®-M4 user application or for further wireless stack install operations.

Image start address must be aligned to sector start (ie. multiple of 4-KBytes) and the image size must be multiple of 4 bytes, otherwise, FUS rejects the installation procedure.

2.3 Wireless stack start

It is possible that a wireless stack is installed but not currently running (ie. installation done, wireless stack is running and then user application send two consecutive FUS_GET_STATE which leads to FUS to be started again).

In that case, it is possible to launch the wireless stack execution by sending FUS_START_WS command. This command allow switching Cortex[®]-M0+ execution to wireless stack and results in at least one system reset.

The command is completed when FUS_GET_STATE returns FUS_STATE_NOT_RUNNING value. On reception of this value, no other FUS_GET_STATE must be issued, otherwise the FUS is executed again.

AN5185 - Rev 3 page 9/33



3 FUS upgrade

The FUS is capable of self-upgrade in the same way as wireless stack upgrade. Deleting FUS is not possible.

3.1 Operation instructions

In order to perform a FUS upgrade, following steps have to be followed:

- Download the FUS image from st.com or from the STM32CubeMx repository.
- Write the FUS image in the user Flash memory at the address indicated in the FUS image directory readme.txt file.
- Ensure FUS is running (follow steps in Section 1.3 How to activate FUS).
- Send FUS FW UPGRADE command through IPCC mechanism (explained in sections below).
- Send FUS_GET_STATE till getting state equal to FUS_STATE_NOT_RUNNING (this means that the
 wireless stack has been installed and is now running).

During the installation process, expect multiple system resets to occur. These system resets are performed by FUS and are necessary for the modification of dedicated memory parameters and to make Cortex[®]-M0+ run the installed wireless tack. The number of system resets depends on the configuration and the location of new and old images.

FUS identifies the image as FUS upgrade image and launches the FUS upgrade accordingly. This operation might result in a relocation of the firmware stack if it is already installed and if the size of the new FUS is larger than the size of the current FUS. This information and any relative constraints are detailed in the FUS image release note.

3.2 Memory considerations

The FUS upgrade requires no specific memory conditions. But if the new FUS image size is larger than existing FUS size, the upgrade may result in moving the wireless stack lower in Flash memory in order to grant sufficient space for FUS upgrade.

This means that:

- Less Flash memory is available for Cortex®-M4 user application.
- The wireless stack is moved from its current address to another address defined by FUS.
- If a user code is written in the sectors neighboring wireless stack start sector, they risk to be erased during this operation.

The size of the FUS and results of its upgrade are detailed in its readme.txt file.

Image start address must be aligned to sector start (ie. multiple of 4 KBytes) and the image size must be multiple of 4 bytes, otherwise, FUS rejects the installation procedure.

AN5185 - Rev 3 page 10/33



4 User authentication

The FUS services allow user to add his own signature to any image (wireless stack or FUS image) provided by ST (encrypted and signed by ST).

The instruction to sign a binary with user authentication key are provided in STM32CubeProgrammer user manual.

FUS checks on the user signature only if a user authentication key has already been installed.

The signature is a 64 bytes data buffer based on RSA ECC Prime256v1 (NIST P-256) and HASH-256. It is generated by STM32CubeProgrammer tool.

4.1 Install user authentication key

FUS allows storing a user authentication key through following steps:

- Ensure FUS is running (follow steps in Section 1.3 How to activate FUS).
- 2. Send FUS_UPDATE_AUTH_KEY command through IPCC mechanism (explained in sections below)
- Send FUS_GET_STATE till getting state equal to FUS_STATE_IDLE.
 This operation does not generate any system resets.

Once the user authentication key is installed, it is changed (unless lock user authentication key operation is done) using same flow above. But it cannot be removed.

Once it is installed, FUS must systematically check on the binary user signature before performing the installation or upgrade. If the signature is not present or if it is not authentic, the install or upgrade is rejected with error equal to FUS STATE IMG NOT AUTHENTIC.

4.2 Lock user authentication key

FUS allows locking the user authentication key. It means that this key can no more be changed during the entire product life cycle. There is no way to undo this operation once performed.

To lock user authentication key:

- 1. Ensure FUS is running (follow steps in Section 1.3 How to activate FUS).
- 2. Send FUS LOCK AUTH KEY command through IPCC mechanism (explained in sections below).
- Send FUS_GET_STATE till getting state equal to FUS_STATE_IDLE.
 This operation does not generate any system resets.

Once this operation is done, the user authentication key is locked.

AN5185 - Rev 3 page 11/33



5 Customer key storage

The FUS allows customer keys to be stored in the dedicated FUS Flash memory area and then to load the stored key to the AES1 in secure mode (AES1 key register accessed only by Cortex®-M0+ and data registers accessible by Cortex®-M4 user application).

5.1 Key types and structure

FUS supports storing 101 keys (1 master key and 100 clear/encrypted keys)

Key size can be 128 or 256 bits. The key size and structure is the same for all type of keys. Any stored key cannot be changed or removed.

FUS supports three key types:

- Clear key: a key sent to FUS in clear (not encrypted).
- Master key: a key sent to FUS in clear and used to decrypt other keys to be sent to FUS later. The storage of this key must be done in a trusted environment (where the key cannot be extracted on the communication path). It allows user to share encrypted keys in untrusted environments without exposing their content. Master key cannot be written in AES1 key register. It is exclusively used for decryption and cannot be changed or removed. Master key can be written only once and can never be updated afterwards. Once the master key is written, any request to write master key again is rejected with error message.
- **Encrypted key**: a key that is sent to FUS in encrypted format. It is then decrypted by FUS using the master key before using it. This key must be accompanied by an IV (initialization vector) allowing its decryption by FUS. 16-bit IV is sent in the same command packet as the key itself.

The user key encryption must be based on AES-128 GCM mode. The FUS decrypt the key without using the hardware AES.

The key type must be communicated to FUS in the command packet where the key is sent (more details in commands description).

Keys are managed through their index:

When a key is sent to FUS, FUS acknowledge reception and responds with the key allocated index. This index is assigned by FUS and cannot be changed by user application.

To store a key, the user application must send FUS_STORE_USR_KEY to FUS (with key type and relative IV if any) and then receive key index.

To use the stored key, the user application must:

- Configure AES1 initialization registers and IV register.
- Send FUS_LOAD_USR_KEY to FUS and wait for response to be received which means the key has been written in AES1 key register.
- Write in AES1 data register to decrypt/encrypt data using the stored key. (the key register remains protected and cannot be accessed by Cortex[®]-M4 user application). If more than 100 keys is written, results that command is rejected.

AN5185 - Rev 3 page 12/33



6 Communication with FUS

Communication with FUS is performed through IPCC channels and by Cortex®-M4 user application or by bootloader or by JTAG. In all cases, the principles of communication are exactly the same.

Using STM32 system bootloader to communicate with FUS provides abstraction of all the low layer by directly using bootloader interfaces (USART or USB-DFU).

To communicate with the FUS, there are two elements to be used:

- · Shared tables: used to store information of FUS and to get the command/response packets.
- IPCC: used to exchange messages notifications (messages content is located in the shared tables).

6.1 Shared tables usage

Shared tables are an information structure located in SRAM2a public area and which structure is explained in . FUS uses two shared tables:

- · Device information table
- System table

Both of them must be parsed by the Cortex®-M4 user application (or JTAG application) in order to correctly communicate with FUS.




Figure 4. Shared table usage process

6.1.1 Device information table

Device information table is 42-byte buffer used to update current status of the device.

This table may be updated either by FUS code or wireless stack code at startup or before a programmed system reset.

AN5185 - Rev 3 page 13/33



Table 5. Device information table

Field Size (bytes)		Values		
Device info table atota	4	0xA94656B9: Device info table valid		
Device info table state	4	Any other value: Device info table not valid		
Reserved	1	Reserved		
Last FUS active state	1	 0x00: FUS idle 0x01: Wireless stack firmware upgrade 0x02: FUS firmware upgrade 0x03: FUS service 0x04: Wireless stack running 0x05-0xFE: Not used 0xFF: Error 		
Last wireless stack state	1	0x00: Not Started 0x01: Running 0x08-0xFE: Not used 0xFF: Error		
Current wireless stack type	1	0x00 : None 0x01 : BLE 0x02 : Thread type1 0x03 : Thread type2 More details available in wireless stack documentation.		
Safe boot version	4	Firmware version: [24:31]: Major (updated when backward compatibility is broke) [16:23]: Minor (updated when a major feature is added) [8:15]: Sub-version (updated for minor changes) [4:7]: Branch (specific build) [0:3]: Build (build version)		
FUS version	4	Firmware version: [24:31]: Major (updated when backward compatibility is broke) [16:23]: Minor (updated when a major feature is added) [8:15]: Sub-version (updated for minor changes) [4:7]: Branch (specific build) [0:3]: Build (build version)		
FUS memory size	4	Current FUS stack memory usage: [24:31]: SRAM2b number of 1 K sectors used [16:23]: SRAM2a number of 1 K sectors used [8:15]: Reserved [0:14]: Flash memory number of 4 K sectors used		
Wireless stack version 4		Firmware version: [24:31]: Major (updated when backward compatibility is broke) [16:23]: Minor (updated when a major feature is added) [8:15]: Sub-version (updated for minor changes) [4:7]: Branch (specific build) [0:3]: Build (build version) When no stack present, all data is 0xFFFF FFFF		

AN5185 - Rev 3 page 14/33



Field	Size (bytes)	Values
		Current wireless stack memory usage:
		[24:31]: SRAM2b number of 1 K sectors used
Wireless stack memory size	4	[16:23]: SRAM2a number of 1 K sectors used
Wileless stack memory size	4	[8:15]: Reserved
		[0:14]: Flash memory number of 4 K sectors used
		When no stack present, all data is 0xFFFF FFFF
Wireless FW-BLE info	4	[0:31]: Reserved for wireless stack usage
WITEIESS FW-BLE ITIIO	4	When no stack present, all data is 0xFFFF FFFF
Minelana FIM through info	4	[0:31]: Reserved for wireless stack usage
Wireless FW-thread info	4	When no stack present, all data is 0xFFFF FFFF
Reserved	4	0x00000000
UID64	8	STM32 device unique ID 64-bit
Device ID 2		STM32 generic device ID

6.1.2 System table

System table is an 8-byte table containing two buffer pointers, described in table below.

Size Content Description Address (bytes) Address of system A single buffer is used as at a given time, only a command or its response 0x00 command/response must be written. Response overwrites the command. The new command buffer overwrites any previous command's response. FUS code has to parse and fill the queue when necessary. Events messages are managed as chained list and are freed once Cortex®-M4 has Address of system events queue buffer read them (notification through IPCC). 0x04 (address of first event) Parsing of the event is done through their size only. (not chained list

Table 6. System table content

In order to get useful information to communicate with FUS, the Cortex®-M4 code (application or bootloader) perform parsing as described in Figure 4.

structure).

6.2 IPCC usage

FUS uses system IPCC allocated channels: P0CH2 (on Cortex®-M4 side) and P1CH2 (on Cortex®-M0+ side). These channels offer three communication ways:

- Cmd: Command request from Cortex®-M4 to Cortex®-M0+. This way is used to send a command to Cortex®-M0+.
- Rsp: Response to command from Cortex®-M0+ to Cortex®-M4. This way is used only to answer a command requested by Cortex®-M4.
- Asynch Evt: Asynchronous event from Cortex[®]-M0+ to Cortex[®]-M4. This way is used to inform Cortex[®]-M4
 about an asynchronous event, without answer required from Cortex[®]-M4 on this event.

There are optional channels that may be used by FUS:

- P1CH4 may be used by FUS (Cortex[®]-M0+) to output traces events
- P0CH4 may be used by Cortex®-M4 in order to notify Cortex®-M0+ about buffer release events.

AN5185 - Rev 3 page 15/33







Figure 5. IPCC channels used by FUS

6.3 FUS commands

FUS uses same commands/response structure as wireless stacks and based on HCI model. FUS uses a subset of the HCI commands, namely:

- Vendor specific HCI command packet: used to send command from Cortex®-M4 to Cortex®-M0+.
- HCI command complete event packet: used to send response from Cortex[®]-M0+ to Cortex[®]-M4
- Vendor specific HCI event packet: used to send asynchronous events from Cortex[®]-M0+ to Cortex[®]-M4.

Figure 6. FUS HCI subset



Vendor specific HCI command packet

	1 byte	1 byte	1 byte	2 bytes	1 byte	Max 251 bytes
Packet indicator	0x0E	Lenght	Num HCI	Cmd opcode	Status	Payload

HCI command complete event packet

Packet indicator 1 byte 1 byte 2 bytes Max 253 bytes

1 byte 2 bytes Max 253 bytes

Sub Evt code Payload

Vendor specific HCI event packet

AN5185 - Rev 3 page 16/33



6.3.1 Packet indicators

Packet indicator is one byte and its value depends on the packet type.

Table 7. Packet indicator values

Packet type	Packet indicator value
Command packet	0x10
Response packet	0x11
Event packet	0x12

6.3.2 Event packet

Only one asynchronous event is sent by FUS. It is sent only at startup of the FUS.

The length field represent the length of SubEvtCode+Payload.

Table 8. FUS asynch event (vendor specific HCI event)

Length	SubEvtCode	Payload	Meaning
3	0x9200	Error code: 0x00: Wireless stack running 0x01: FUS running 0x02: SW Error 0x030xFF: Not used	FUS initialization phase done and the error code presented in payload byte.

6.3.3 Command packet

Table below details all commands supported by FUS and their HCl format values.

Table 9. FUS commands (vendor specific HCI command packet)

Command	Opcode	Length (bytes)	Payload
Reserved	0xFC00	N/A	N/A
FUS_GET_STATE	0xFC52	0	None
Reserved	0xFC53	N/A	N/A
FUS_FW_UPGRADE	0xFC54	0 / 4 / 8 (1)	None
		(2)	(Optional 4 bytes) address of the firmware image location
			(Optional 8 bytes) address of the firmware destination
FUS_FW_DELETE	0xFC55	0	None
FUS_UPDATE_AUTH_KEY	0xFC56	Up to 65	Byte0: Authentication key size N in bytes
			Byte1-ByteN-1: Authentication key data
FUS_LOCK_AUTH_KEY	0xFC57	0	None
FUS_STORE_USR_KEY	0xFC58	N+2	Byte0: Key type:
			• 0x00:None
			0x01:Simple key
			0x02: Master key
			0x03: Encrypted key
			Byte1: Key size N in bytes
			Byte2-ByteN-1: Key data (key value + IV if any)
FUS_LOAD_USR_KEY	0xFC59	1	Byte0: Key index (from 0 to 124)

AN5185 - Rev 3 page 17/33



Command	Opcode	Length (bytes)	Payload
FUS_START_WS	0xFC5A	0	None
Reserved	0xFC5C-0xFCFF	N/A	N/A

- 1. 4 bytes, not used in current version.
- 2. 8 bytes, not used in current version.

6.3.4 Response packet

For each command packet, a response packet is sent by FUS containing information detailed in table below. The NumHCI field value is always set to 0xFF.

The length field indicates the length of NumHCI+CmdOpcode+Status+Payload. So if there is no payload, the length value is four.

Status	Length	Cmd Opcode value	Status value	Payload		
FUS_STATE	5	0xFC52	Values in table FUS state values	Values in table FUS state error values.		
FW_UPGRADE_STATE	4	0xFC54	0x00: Operation started	None		
FW_DELETE_STATE	4	0xFC55	0x01: Fail 0x02-0xFF : Not used	None		
UPDATE_AUTH_KEY_STATE	4	0xFC56	0x00: Operation done	None		
LOCK_AUTH_KEY_STATE	4	0xFC57		None		
STORE_USR_KEY_STATE	5	0xFC58	0x01: Fail 0x02-0xFF: Not used	One byte: Stored key index (from 0 to 100)		
LOAD_USR_KEY_STATE	4	0xFC59		None		
START_WS_START	4	0xFC5A	0x00 : Operation started 0x01 : Fail 0x02-0xFF : Not Used	None		

Table 10. FUS responses (HCI command complete packet)

FUS response state values are detailed in table below. Some values are represented as a range (ie. 0x10..0x1F), which means all values from that range provide same state meaning. (ie. 0x12 or 0x1E both mean FUS_STATE_FW_UPGRD_ONGOING). This range of values is reserved for future extensions of the protocol.

Table 11. FUS state values

Value	Name	Meaning
0x00	FUS_STATE_IDLE	FUS is in idle state. Last operation done successfully and returned its state. No operation is ongoing.
0x010x0F	Not used	These values are reserved for future use.
0x100x1F	FUS_STATE_FW_UPGRD_ONGOING	The firmware upgrade operation is ongoing.
0x200x2F	FUS_STATE_FUS_UPGRD_ONGOING	The FUS upgrade operation is ongoing.
0x300x3F	FUS_STATE_SERVICE_ONGOING	A service is ongoing: Authentication key service (update/lock) or user key service (store/load).
0x400xFE	Not Used	These values are reserved for future use.
0xFF	FUS_STATE_ERROR	An error occurred. For more details about the error origin, refer to the response payload.

AN5185 - Rev 3 page 18/33



Table 12. FUS state error values

Value	Name	Meaning
0x00	FUS_STATE_NO_ERROR	No error occurred.
0x01	FUS_STATE_IMG_NOT_FOUND	Firmware/FUS upgrade requested but no image found. (ie. image header corrupted or Flash memory corrupted)
0x02	FUS_SATE_IMC_CORRUPT	Firmware/FUS upgrade requested, image found, authentic but not integer (corruption on the data)
0x03	FUS_STATE_IMG_NOT_AUTHENTIC	Firmware/FUS upgrade requested, image found, but its signature is not valid (wrong signature, wrong signature header)
0x04	FUS_SATE_NO_ENOUGH_SPACE	Firmware/FUS upgrade requested, image found and authentic, but there is no enough space to install it due to already installed image. Install the stack in a lower location then try again.
0x050xFD	N/A	Reserved for future use.
0xFE	FUS_STATE_NOT_RUNNING	FUS is not currently running. wireless stack is running and returned this state.
0xFF	FUS_STATE_ERR_UNKOWN	Unknown error

6.4 Image footers

Each element of the image upgrade has its own footer:

- The image body
- The ST signature (mandatory element)
- The customer signature (optional element)

The footer must directly follow the end of their relative element as a footer (ie. the image body header address must be exactly at the end of the Image body)

The authentication tags do not have to be collated to the image. They are located anywhere in the user Flash memory. FUS looks for them independently of the image location.

All images and footers addresses and sizes must be four bytes multiple and four bytes aligned, otherwise, they cannot be recognized by FUS.

AN5185 - Rev 3 page 19/33



FW/FUS
Image body

Footer


Tag ST
Footer

Tag customer
Footer

Figure 7. Image footers placement

Each footer contain an identification value allowing FUS to recognize it.

Figure 8. FW/FUS upgrade image footer structure



AN5185 - Rev 3 page 20/33



Table 13. Parsing of image footer structure

Field	Meaning
Info1	Specific to wireless stack / FUS image
Info2	Specific to wireless stack / FUS image
Flash memory	Image total size expressed as multiple of 4 KBytes
SRAM2a	Image total required space in SRAM2a secure area
SRAM2b	Image total required spec in SRAM2b secure area
Build	Version build number
Branch	Version branch number
SubVersion	Version subversion number
VersionMinor	Version minor number
VersionMajor	Version major number
Magic Number	Specific value allowing to identify the nature of the image.

Figure 9. Signature (tag) footer structure

Dagaryad															R	ese	erve	d														
Reserved	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	Reserved																															
Reserved	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Memory	Reserved				Reserved				Source (ST/Cust.)					Size in bytes																		
size	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Version			Version major Version major Subversion								Bra	ınch			Bu	ild																
Version	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Magic														N	Лаg	jic i	nun	nbe	r													
number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

AN5185 - Rev 3 page 21/33



Table 14. Parsing of signature footer

Field	Meaning						
Reserved	Not used in this version						
Size	Signature total size in bytes (without footer)						
	Signature nature:						
Source	0x00: ST signature						
	0x01: Customer signature						
Build	Version build number						
Branch	Version branch number						
SubVersion	Version subversion number						
VersionMinor	Version minor number						
VersionMajor	Version major number						
Magic Number	Specific value allowing to identify the nature of the image.						

The magic number values allowing to identify the image nature are detailed in table below:

Table 15. Magic number values

Value	Nature
0x23372991	Wireless stack image
0x32279221	FUS Image
0xD3A12C5E	ST signature
0xE2B51D4A	Customer signature
0x42769811	Other firmware image

AN5185 - Rev 3 page 22/33



7 STM32 system bootloader extension for FUS

A command set extension has been added to STM32WB system bootloader in order to support FUS operation. These commands are implemented on USART and USB-DFU interfaces and follow the same rules as existing standard bootloader commands.

In order to help to understand this section, a prior reading of *STM32 microcontroller system memory boot mode* (AN2606) and *USART protocol used in the STM32 bootloader* (AN3155) and *USB DFU protocol used in the STM32 bootloader* (AN3156) documentation is required.

7.1 USART extension

Two commands have been added to bootloader USART standard protocol in order to support the FUS extension. All FUS commands are passed through these two special commands: one for writing (used for all FUS commands from host to FUS) and one for reading (used for all FUS commands from FUS to host).

Table 16. Bootloader USART commands extension

Command	Opcode	Usage
Special read command	0x50 (complement 0xAF)	Get data from FUS
Special write command	0x51 (complement 0xAE)	Send data to FUS

7.1.1 USART special read

Special read command is used to perform FUS command sending requesting data from device. It is divided into five separate packets:

- Special read command packet:
 - Host sends the special read command code and complement (0x50, 0xAF) and waits for ACK/NACK byte. In case of NACK, it means the command is not supported.
- Command opcode packet
 - Host sends the command packet containing:
 - FUS command opcode (2 bytes)
 - XOR of the FUS command opcode (2 bytes)
 - Device sends ACK if opcode is supported. NACK otherwise.
- Address packet:
 - Host sends address packet payload size on two bytes (MSB first).
 - Host sends address payload bytes (MSB first).
 - Host sends packet XOR value (checksum of all previous bytes in current packet, 1 byte).
 - Device sends ACK if data are correct and supported. NACK otherwise.
- Response data packet: (optional)
 - Device sends packet data payload size in bytes on 2 bytes (MSB first).
 - Device sends data payload bytes (MSB first). Some commands require not data payload.
- Response status packet:
 - Device sends packet payload size in bytes on 2 bytes (MSB first).
 - Device sends command status on one byte (status of current command requested by host).
 - Device sends current device state on 1 byte (optional, if payload size > 3).
 - Device sends current command error code (or key index) on 1 byte.
 - Device sends ACK to signal end of response packet.

AN5185 - Rev 3 page 23/33




Figure 10. USART special read command

7.1.2 USART special write

Special write command is used to perform FUS command sending requesting data from device. It is divided into four separate packets:


- Special write command packet:
 - Host sends the special write command code and complement (0x51, 0xAE) and waits for ACK/NACK byte. In case of NACK, it means the command is not supported.
- Command opcode packet:
 - Host sends the command packet containing:
 - FUS Command Opcode (2 bytes)
 - XOR of the FUS command opcode (2 bytes)
 - Device sends ACK if opcode is supported. NACK otherwise.
- Address packet:
 - Host sends address packet payload size on two bytes (MSB first).
 - Host sends address payload bytes (MSB first).

AN5185 - Rev 3 page 24/33



- Host sends packet XOR value (checksum of all previous bytes in current packet, 1 byte).
- Device sends ACK if data are correct and supported. NACK otherwise.
- Data packet:
 - Host sends packet data payload size in bytes on 2 bytes (MSB first). This number may be zero when
 no data is needed for the command.
 - Host sends data payload bytes (MSB first). No data are sent if payload size is zero.
 - Host sends packet XOR value (checksum of all previous bytes in current packet, 1 byte).
 - Device sends ACK if data are correct and supported. NACK otherwise.
- Response packet:
 - Device sends packet payload size in bytes on 2 bytes (MSB first).
 - Device sends command status on one byte (status of current command requested by host).
 - Device may send current device state on 1 byte (optional, if payload size > 1).
 - Device sends current command error code on 1 byte (optional, if payload size > 1).
 - Device sends ACK to signal end of response packet.

Figure 11. USART special write command



AN5185 - Rev 3 page 25/33



7.1.3 USART FUS commands mapping

There is only one FUS command mapped on special read command.

Table 17. USART FUS command mapping on read command

Command	Opcode	Address packet	Data packet	Cmd status packet
FUS_GET_STATE	0x54	Size = 0x0000	Size = 0x0003	Size = 0x0001 or 0x0003
		Data = None	Data = [0x00, FUS_STATE, ErrorCode]	Data = [0x00] if OK or [0x01, state, error] if KO

There are seven FUS commands mapped on special write command.

Table 18. USART FUS command mapping on write command

Command	Opcode	Address packet	Data packet	Cmd status packet		
FUS_FW_DELETE	0x52	Size = 0x0000 Data = None	Size = 0x0000 Data = None			
FUS_FW_UPGRADE	0x53	Size = 0x0000 Data = None	Size = 0x0000 Data = None	Size = 0x0001 or 0x0003		
FUS_UPDATE_AUTH_KEY	0x56	Size = 0x0000 Data = None	Size = up to 65 Data = Key (1 byte key size + 64 bytes key data)	Data = [0x00] if OK or [0x01, state, error] if KO		
FUS_LOCK_AUTH_KEY	0x57	Size = 0x0000 Data = None	Size = 0x0000 Data = None			
FUS_STORE_USR_KEY	0x58	Size = 0x0000 Data = None	Size = up to 34 Data = [KeyType (1byte), KeySize(1byte), KeyData (16/32bytes)]	Size = 0x0003 Data = [0x00, state, KeyIndex]		
FUS_LOAD_USR_KEY	0x59	Size = 0x0000 Data = None	Size = 0x0001 Data = [KeyIndex]	Size = 0x0001 or 0x0003		
FUS_START_WS	0x5A	Size = 0x0000 Data = None	Size = 0x0000 Data = None	Data = [0x00] if OK or [0x01, state, error] if KO		

7.2 USB-DFU extension

FUS commands are processed over bootloader USB-DFU standard download and upload commands.

7.2.1 USB-DFU download FUS extension

Bootloader USB-DFU download FUS extension is managed in same way as SET_ADDRESS_POINTER and ERASE standard commands: Value = 0 and following bytes are command data MSB first.

Exception is made for FUS_STORE_USR_KEY which is split over two steps:

- 1. Step1: Download command, only allows to send the key data (up to 34 bytes)
- 2. Step2: Upload command, must be done after download step and allows to get the key index (1 byte)

AN5185 - Rev 3 page 26/33



Table 19. USB-DFU download extension

Command	Opcode	Data
FUS_FW_DELETE	0x52	None
FUS_FW_UPGRADE	0x53	None
FUS_UPDATE_AUTH_KEY	0x56	Key Buffer = [KeySize (1byte), KeyData (64bytes MSB first)]
FUS_LOCK_AUTH_KEY	0x57	None
FUS_STORE_USR_KEY	0x58	Key Buffer = [KeyType (1byte), KeySize(1byte), KeyData (16/32bytes)]
FUS_LOAD_USR_KEY	0x59	Key Index (1byte)
FUS_START_WS	0x5A	None

7.2.2 USB-DFU upload FUS extension

Bootloader USB-DFU upload FUS extension is managed in same ways as regular upload command for reading physical address (wBlockNum > 1). But in this case, a virtual memory address mask is used: 0xFFFF0000. So the FUS read command is managed through a read to virtual address 0xFFFF00YY where YY is the FUS command opcode.

Upload command allows to perform the second step of FUS_STORE_USR_KEY which is getting the key index.

Table 20. USB-DFU upload extension

Command	Address	Returned data
FUS_GET_STATE	0xFFFF0054	State buffer = [FUS state (1byte), FUS error code (1byte)]
FUS_STORE_USR_KEY	0xFFFF0058	Key index (1byte)

AN5185 - Rev 3 page 27/33



Revision history

Table 21. Document revision history

Date	Version	Changes	
21-Mar-2019	1	Initial release.	
17-Jun-2019	2	Added Section 1.2 FUS versioning and identification Updated: Section 2 Wireless stack image operations, Section 5.1 Key types and structure Table 18. USART FUS command mapping on write command, Table 20. USB-DFU upload extension	
10-Jul-2019	3	Updated Table 5. Device information table	

AN5185 - Rev 3 page 28/33



Contents

1	Gen	eral info	ormation	2	
	1.1	Firmware upgrade services definition			
	1.2	FUS ve	ersioning and identification	2	
	1.3	How to activate FUS			
	1.4	Memory mapping			
	1.5	FUS resources usage5			
	1.6	Shared tables memory usage			
2	Wire	eless sta	ack image operations	8	
	2.1	Wirele	Wireless stack install and upgrade		
		2.1.1	Operation instructions	8	
		2.1.2	Memory considerations	9	
	2.2	Wirele	ss stack delete	9	
		2.2.1	Operation instructions	9	
		2.2.2	Memory considerations	9	
	2.3	Wirele	ss stack start	9	
3	FUS upgrade			10	
	3.1	Operation instructions1			
	3.2	Memory considerations10			
4	Use	r auther	ntication	11	
	4.1	Install user authentication key			
	4.2	Lock user authentication key			
5	Customer key storage12				
	5.1	Key types and structure			
6	Con	Communication with FUS1			
	6.1	Shared	d tables usage		
		6.1.1	Device information table	13	
		6.1.2	System table	15	
	6.2	IPCC ι	usage		
	6.3	FUS co	ommands	16	



		6.3.1	Packet indicators	16
		6.3.2	Event packet	17
		6.3.3	Command packet	17
		6.3.4	Response packet	18
	6.4	Image	footers	19
7	STM	32 syste	em bootloader extension for FUS	23
	7.1	USART	Γ extension	23
		7.1.1	USART special read	23
		7.1.2	USART special write	24
		7.1.3	USART FUS commands mapping	26
	7.2	USB-D	FU extension	26
		7.2.1	USB-DFU download FUS extension	26
		7.2.2	USB-DFU upload FUS extension	27
RΔ	/ision	history		28



List of tables

Table 1.	FUS versions	. 3
Table 2.	FUS activation cases	. 3
Table 3.	FUS resources usage	. 6
Table 4.	FUS upgrade returned errors	. 8
Table 5.	Device information table	14
Table 6.	System table content	15
Table 7.	Packet indicator values	17
Table 8.	FUS asynch event (vendor specific HCI event)	17
Table 9.	FUS commands (vendor specific HCI command packet)	17
Table 10.	FUS responses (HCI command complete packet)	18
Table 11.	FUS state values	18
Table 12.	FUS state error values	19
Table 13.	Parsing of image footer structure	21
Table 14.	Parsing of signature footer	22
Table 15.	Magic number values	22
Table 16.	Bootloader USART commands extension	23
Table 17.	USART FUS command mapping on read command	26
Table 18.	USART FUS command mapping on write command	26
Table 19.	USB-DFU download extension	27
Table 20.	USB-DFU upload extension	27
Table 21.	Document revision history	28



List of figures

Figure 1.	Flash memory mapping	. 4
Figure 2.	SRAM memory mapping	. 5
Figure 3.	Shared table architecture	. 6
Figure 4.	Shared table usage process	13
Figure 5.	IPCC channels used by FUS	16
Figure 6.	FUS HCI subset	16
Figure 7.	Image footers placement	20
Figure 8.	FW/FUS upgrade image footer structure	20
Figure 9.	Signature (tag) footer structure	21
Figure 10.	USART special read command	24
Figure 11.	USART special write command	25



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

AN5185 - Rev 3 page 33/33