



Universidad Carlos III de Madrid
Digital Electronics. 1st midterm exam. March, 2015
Groups 65-69-79-95

Surname, Name:

Time: 1h. 20'

Question 1.1 (write your answer on this question paper)

a) Obtain the representation of +3FAh and -3BBh in the following systems/codes: (8/10)

Hexadecimal	+3FA	-3BB
Decimal system	1018 1/10	-955 1/10
Binary system	+ 1111111010 1/10	- 1110111011 1/10
BCD code	100000011000 1/10	-----
Gray's code	1000000111 1/10	-----
2s-complement code	01111111010 1/10	10001000101 1/10

b) Perform the following operation in 2s-complement using the minimum necessary number of bits to represent the addends so that there is no overflow in the operation: (2/10)

$$+3FAh - (-3BBh)$$

$$\begin{array}{r} 00111111010 \rightarrow +1018 \\ + 001110111011 \rightarrow +955 \\ \hline 011110110101 \rightarrow 1923 \\ \text{check} \end{array}$$

Necessary number of bits:	Sum result (in 2s-C)
12 1/10	011110110101 1/10



Question 1.2 (write your answer on this question paper)

We want to design a combinational circuit for a manufacturing plant of ceramic tiles. This circuit will be used to classify and select tiles. The criteria used to select and classify them come from 4 inputs (S, C, W, T):

- First sight examination: S (0 good, 1 wrong)
- Defect detection using a camera connected to a computer: C (0 good, 1 wrong)
- Correct weight detection: W (0 good, 1 wrong)
- Separation by color tone: T (0 light, 1 dark)

The circuit should have two outputs, to indicate the two following situations:


- R1: rejected tile (any of the tests were wrong)
- R2: rejected dark tile (dark tile and any of the tests were wrong)

a) Get the truth table of the circuit: 4/10


S	C	W	T	R1	R2
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	1	0
0	0	1	1	1	1
0	1	0	0	1	0
0	1	0	1	1	1
0	1	1	0	1	0
0	1	1	1	1	1
1	0	0	0	1	0
1	0	0	1	1	1
1	0	1	0	1	0
1	0	1	1	1	1
1	1	0	0	1	0
1	1	0	1	1	1
1	1	1	0	1	0
1	1	1	1	1	1

Handwritten annotations: (2/10) above R1, (2/10) above R2. Brackets on the right group rows by T value: {WT} for T=0, {T} for T=1, {T} for T=1.

b) Implement R2 using a 4:1 multiplexer (4 data inputs) and additional logic gates if necessary 6/10



* Question 1.3



- a)
- $\rightarrow F1 = \overline{D \cdot out_0} \rightarrow F1$ is only 0 if $D=1$ and $out_0=1$, that means $D=1, C=0, B=0$ and $A=0$. Otherwise $F1=1$.
 - $\rightarrow F2 = out_1 + out_2 + out_3 + out_4 \rightarrow F2$ is "1" if $out_1=1$ ($A=0, B=0, C=1$) or $out_2=1$ ($A=1, B=0, C=0$) or $out_3=1$ ($A=1, B=1, C=0$) or $out_4=1$ ($A=0, B=1, C=1$).
 - \rightarrow Therefore, the truth table is the next one:

A	B	C	D	F1	F2
0	0	0	0	1	0
0	0	0	1	0	0
0	0	1	0	1	1
0	0	1	1	1	1
0	1	0	0	1	0
0	1	0	1	1	0
0	1	1	0	1	0
0	1	1	1	1	0
1	0	0	0	1	1
1	0	0	1	1	1
1	0	1	0	1	0
1	0	1	1	1	0
1	1	0	0	1	1
1	1	0	1	1	1
1	1	1	0	1	0
1	1	1	1	1	0

b)

$\begin{matrix} C/D \\ AB \end{matrix}$	00	01	11	10
00			1	1
01				
11	1	1		
10	1	1		

$\bar{a} \bar{b} c$ (points to the 1s in the 00 row, 11 and 10 columns)

$a \bar{c}$ (points to the 1s in the 11 and 10 rows, 00 and 01 columns)

$\Rightarrow F2 = \bar{A} \cdot \bar{B} \cdot C + A \cdot \bar{C} =$

$= (A + B + \bar{C}) + (\bar{A} + C)$

NOT implemented with the NOR

NOR

NOR

$\Rightarrow F2 = A + B + \bar{C} + \bar{A} + C$

* Demonstration 1.4

$F1 = \Sigma (2, 3, 6, 7, 8, 9, 11, 12, 13, 15) = F1(D, C, B, A)$

$F2 = \Sigma (0, 2, 4, 8, 10, 12) = F2(D, C, B, A)$

a)

$\begin{matrix} B/A \\ D/C \end{matrix}$	00	01	11	10
00			1	1
01			1	1
11	1	1	1	
10	1	1	1	

$\bar{D} \cdot B$ (points to the 1s in the 00 row, 11 and 10 columns)

$A \cdot B$ (points to the 1s in the 11 row, 00 and 01 columns)

$D \cdot \bar{B}$ (points to the 1s in the 10 row, 00 and 01 columns)


$F1 = \bar{B} \cdot D + A \cdot B + B \cdot \bar{D}$

b)

DC \ BA	00	01	11	10
00	1			1
01	1			
11	1			
10	1			1

$$FZ = \bar{A} \cdot (\bar{C} + \bar{B})$$

c) 1st solution with OR gate.



2nd solution with NOR gates

