

### Universidad Carlos III de Madrid Digital Electronics. 1<sup>st</sup> midterm exam. March, 2014 Groups 65-69-79-95

#### Surname, Name:

Time: 1h. 40'

#### **Question 1.1** (0.25 points)

Given the decimal integer numbers A = 88 and B = -50.


- a) Represent A and B in 2's complement with the minimum possible number of bits.
- **b)** Using 2's complement representations for the numbers, perform the operations A-B and A+B. Point out if there is overflow in any of this operations and why.

#### Question 1.2 (0.25 points)

- a) Draw the 3-bit Gray's Code
- b) Draw the 3-bit Jonhson's Code

#### **Question 1.3** (0.25 points)

Draw the truth table of the following circuit:



# Universidad Carlos III de Madrid Digital Electronics. 1<sup>st</sup> midterm exam. March, 2014 Groups 65, 60, 70, 05

#### Groups 65-69-79-95

#### Question 1.4 (0.25 points)


We want to design the following circuit (a 4-bit adder/subtractor).



Where A and B are the data inputs (4-bit), S is the data output (4-bit), Sel is the operation selection ('0' means addition and '1' means subtraction), and OV is an overflow indicator (it is active-high, and it is activated when there is overflow in the operation).

To design this circuit we have available the following components:

- Logic gates
- A 4-bit adder like the one of the figure:



Where A and B are the data inputs (4-bit), S is the data output (4-bit), and Cin/Cout are the carry-in and carry-out of the 4-bit adder.

Design the circuit using these available components.

#### **Problem** (1 points)


Given the following logic function:

$$f(a,b.c.d) = \overline{acd} + \overline{b}(a+c+\overline{d})$$

- a) Find the most simplified logic expression as a sum of products
- b) Find the most simplified logic expression as a product of sums
- c) Implement the logic function with only 2-input NOR gates.
- d) Implement f with a 4:16 decoder and additional logic gates.
- e) Implement f with a MUX4 (multiplexer with 4 data inputs) and additional logic gates.



## Universidad Carlos III de Madrid Digital Electronics. 1<sup>st</sup> midterm exam. March, 2014 Groups 65-69-79-95



HU: Bruhan C:-1. If F1:= M1 when D:0 F1:= C when D:-1

- \* Question 4 + You have to get the adder I substitute the final testing the chip given.

  The trick is to add the necessary spotes to this chip in order to get the described serviced.
  - 4 To substruct in 2-complement, first you have to get the 2-complement of a rainable (for example, using the inversion of their variable and adding "d"

+ Now you have to add A and B vany the select input to doubt if you want to add A and

B (addition) or to add A in 2-complement with B ( subt backes)

+ You can obtain all of the venny the SEL inpot and every Situl B with 4 xor gate, Commeching this 4 xor outputs to the 4 B bits in the 4-bit adder) and behole, conneching the SEL input to the Governor of the 4-bit adder, so that


- If SELEO , Birnot invested, Cowo and the operation is A+B, Set

- If Sec-1, Bir incertal, (In of and the operation is A-B

+ To obtain the OV tireat, it is necessary to do the truth table with the most of juit front bits of the Operands A(3), B(3) and S(3), convictioning that there is overflow when the sorr changes / that means S(3) of (negative number ) when A(3) =0 and B(3)=0 (paintive number), or S(3)=0 (pointive number) when A(3)=d and B(3)=1 (negative number)

OV: A(3) B(3) S(3) + A(3) B(3) (3)


+ therefore, the complete circuit is the next one:




Problem = ? (a, b, c, d): acd+5 (a+c+d): acd+ab+bc+bd a.cd = acd (5+5). abod + a bod ab (c+c)(d+d)=(abc+abc)(d+d)= abcd+abcd+ubcd+abcd 5c (a+a)(d+a): (abc+abc) (d+d): abcd + abcd + abcd + abcd+abcd 5d (a+a) (c+i): (abd+abd)(+i): abed+abid+abed+abed P: abcd+ abcd+ abcd+ abcd+ abcd+ There tono a56d+ a56 a+ a5/cd+ a5cd+ a5cd+a5cd+a5cd+a5cd d position -50 0 Ö 0 C 0 trolly Delta. Lobby. ζ 11 13 12 10 q 11 10 Ŕ 10 ij. 12 Ö 13 14 Ö 0 15 -) Sum of products -> 1st amoraical form. 01 11 1 (1) (4) 1 40 f= 5d+ a5+ acd 5) Proclect of some - 2nd canonical form 00 01 11 10 OC 01 10 P=(a+3)(5+d).(a+c+a)



- . The not gate it implemented with a NOX gate with the same inputs = 1)
- . The North with Buputs could be implemented as for example, (at E)+ a and the AND could be implemented as Nove+ NOT



d) (= 2 (0,2,3,7,8,9,10,11), so locking at the truth table there are 4 solutions



# e) Looking at the truth two

