

Universidad Carlos III de Madrid Digital Electronics. 2nd midterm exam. April, 2015 Groups 65-69-79-95


Surname, Name:

Time: 1h. 40'


Question 1 (recommended time: 25')

Note: you can hand over the chronogram in this same sheet (remember to write your name)

Given the following circuit:



- a) Get the expressions of the state functions D and T.
- b) Get the transition table of the circuit (use Q1 as MSB and Q2 as LSB).
- c) Draw the state transition graph (STG) of the circuit
- d) Complete the following chronogram (the state value is represented as unsigned integer, with Q1 as the MSB and Q2 as the LSB).






Universidad Carlos III de Madrid Digital Electronics. 2nd midterm exam. April, 2015 Groups 65-69-79-95

Question 2 (recommended time: 25')

Given the next state transition graph (with the next state assignment: E0 = 00, E1 = 01, E2 = 10, E3 = 11), answer the next points to get the corresponding synchronous sequential circuit using D flip-flops and logic gates (E2 is the initial state). The circuit inputs are A and B, and the circuit outputs are called M and N (see graph legend at the right):

- 1) Is it a Mealy's or a Moore's circuit?
- 2) How many flip-flops do you need to solve the problem?
- 3) Get the transition table
- 4) Get the state functions
- 5) Get the output functions
- 6) Implement (draw) the final circuit





Universidad Carlos III de Madrid Digital Electronics. 2nd midterm exam. April, 2015

Groups 65-69-79-95

Question 3 (recommended time: 25')

a) Draw the State Transition Graph of a **Moore's model** finite state machine for a **sequence generator**. Depending on the value of an input S, the circuit generates one of the two following sequences:

S	Sequence:
0	2-bit Binary counter: 00, 01, 10, 11, 00, 01, 10,
1	2-bit Gray's code counter: 00, 01, 11, 10, 00, 01, 11,


When S changes, it is not necessary to complete the current sequence to its end, and it is not necessary either to start the new sequence from 00. Taking these conditions into consideration, try to design the circuit with the minimum possible number of states.

The circuit has only a 1-bit output, the bits are sent in series one after another.

- b) Draw the State Transition Graph of a **Moore's model** finite state machine for a **sequence detector**, used to detect any of two the previous sequences, with the following characteristics:
 - o It receives bits in serial (one bit in each clock rising edge). Note: It has a 1-bit input S.
 - o It has two 1-bit outputs B and G.
 - B should be activated when a complete binary count from 00 to 11 is detected.
 - G should be activated when a complete Gray's count from 00 to 10 is detected.

Question 4 (recommended time: 15')

Design a Universal serial register with the following characteristics:




- It is a 3-bit register, with outputs Q2, Q1, Q0 (Q2 is the most significant bit, and it should be drawn at the left).
- It is synchronous, with a clock input
- It has to be implemented with D flip-flops that have Clear and Preset asynchronous inputs
- It has an asynchronous reset. It is active-low and initializes to (Q2,Q1,Q0) = (1,0,0).
- It has 2-bit selection input S1, S0, that allows to select among the following modes:

S 0	S 1	Mode
0	0	Hold (keep state)
0	1	Shift Left
1	0	Shift Right
1	1	Load from inputs D2, D1, D0

5) Transition table - looking at the state fractions and Unowing the flip flop behaviours (0.75 points)

A 0102	01 02	DT	01 02 A	01 02	DI
000	00	00	000	00	00
0 0 4	0 1	00	001	00	0 0
010	00	00	010	0 1	00
011	0 1	0 0 or	011	1 1	10
100	00	00	100	00	00
101	4 4	10	101	0 1	0 1
110	0 1	0 1	110	0 1	00
111	10	11	111	101	1 1

c) ST6 -> dooling at the hunsition table (OHS points)



d) Chronogram - From the framin hom table (0,75 points)

reset	A 0	
clk:	AD J	
А	A0.	
■ state	Vi.	1 X3X2X 1 X3X2X1X3X2X1X3X2X
-Qt	0.6	
-02	BFT.	

Question 2: (215 points)


a) It is Mouley because the outputs depends on the states and the injuts (A,B)

b) 2" > N | n = number of this-thops | => 2" = 4 => [n=2 this-thops]
(0, 15 points)


c) Transition table - dooking at the STG (O.S points)

Q1 Q0 A B	0100	MN	DA Do
0000	00	00	00
0001	00	00	00
0010	0 1	01	0 1
0011	10	00	1 0
0100	01	01	01
0101	01	01	0 1
0110	10	01	10
0111	1 1	00	4 4
1000	11	10	1 1
1001	14	10	11
1010	11	10	11
1011	11	10	1 1
1100	00	10	00
11 01	00	10	0 0
11 10	11	11	1 1
11 11	11	11	1 1


States & Inputs States in Outputs flig-flop the next inputs d) State functions -> Karnaugh simplification of Ds and Do with O1, Qo, A and B (0,5 points), looking at the transition table





e) Output functions - Karnaujh simplification of H and N with O1. Do, A and B (0,5 points), looking at the framphin table




f) Consider that N, DI and Do have common components and the initial state is E2 = 10, so that Os must have the init line connected to PRESET and Oz must have the init line connected to CLEAR. (0,5 points)







QUESTION 4



Note: it has designed so that Dz is the serial input when shifting right and Do is the social input when shifting left. There are other possible solutions.