Lecture 8 Instruction Sets: Characteristics and Functions

Objective:

Understand the factors involved in instruction set architecture design.

- O Instruction format
- O Instruction type
- Architecture of data in CPU

Introduction

- This chapter builds upon the ideas up to Chapter 4.
- We present a detailed look at different instruction formats, operand types, and memory access methods.
- We will see the interrelation between machine organization and instruction formats.
- This leads to a deeper understanding of computer architecture in general.

What is an instruction set?

- The complete collection of instructions that are understood by a CPU
- Machine instruction or code (In Binary)
 - Usually represented by assembly codes (or mnemonics)

Opcode	Instruction	RTN
0000	JnS X	$\begin{array}{l} \text{MBR} \longleftarrow \text{PC} \\ \text{MAR} \longleftarrow X \\ \text{M} [\text{MAR}] \longleftarrow \text{MBR} \\ \text{MBR} \longleftarrow X \\ \text{AC} \longleftarrow 1 \\ \text{AC} \longleftarrow \text{AC} + \text{MBR} \\ \text{PC} \longleftarrow \text{AC} \end{array}$
0001	Load X	$\begin{array}{l} \text{MAR} \longleftarrow X \\ \text{MBR} \longleftarrow \text{M[MAR]} \\ \text{AC} \longleftarrow \text{MBR} \end{array}$
0010	Store X	$MAR \longleftarrow X$, $MBR \longleftarrow AC$ $M[MAR] \longleftarrow MBR$
0011	Add X	$\begin{array}{l} \text{MAR} \longleftarrow X \\ \text{MBR} \longleftarrow \text{M[MAR]} \\ \text{AC} \longleftarrow \text{AC} + \text{MBR} \end{array}$
0100	Subt X	$\begin{array}{l} \text{MAR} \longleftarrow X \\ \text{MBR} \longleftarrow \text{M[MAR]} \\ \text{AC} \longleftarrow \text{AC} - \text{MBR} \end{array}$
0101	Input	AC ← InREG
0110	Output	OutREG ← AC
0111	Halt	
1000	Skipcond	If IR[11-10] = 00 then
1001	Jump X	PC ← IR[11-0]
1010	Clear	AC ← 0
1011	AddI X	MAR ← X MBR ← M [MAR] MAR ← MBR MBR ← M [MAR] AC ← AC + MBR
1100	JumpI X	$ \begin{array}{l} \text{MAR} \longleftarrow X \\ \text{MBR} \longleftarrow \text{M[MAR]} \\ \text{PC} \longleftarrow \text{MBR} \end{array} $
1101	LoadI X	MAR X MBR M[MAR] MAR MBR MBR M[MAR] AC MBR
1110	StoreI X	MAR X MBR M[MAR] MAR MBR MBR AC M[MAR] MBR

Instruction set architecture of MARIE

In designing an instruction set, consideration is given to:

- Instruction length.
 - Whether short, long, or variable.
- Number of operands.
- Number of addressable registers.
- Memory organization.
 - Whether byte- or word addressable.
- Addressing modes.
 - Choose any or all: direct, indirect or indexed.

Sample Instruction Format

4 bits	6 bits	6 bits
Opcode	Operand Reference	Operand Reference
←	16 bits	———

Instruction Representation

- In machine code each instruction has a unique bit pattern
 - Divided into fields
- For human, a symbolic representation is used (Called *mnemonics*)
 - e.g. ADD, SUB, LOAD, STORE
- Operands can also be represented symbolically
 - \bigcirc ADD A,B
 - Note that operation is performed on the contents, not on its address!
- Machine language is rare use, but useful for describing machine instructions

Types of Operand (data referencing)

Machine operations operate on data with the general categories:

- Addresses
- Numbers
 - Integer (fixed point)/packed decimal
 - Limited floating point representation (magnitude vs precision)
- Characters
 - O ASCII, EBCDIC etc.
- Logical Data
 - Bits or flags

Instruction types

- Data transfer or movement (to and from register, memory, I/O)
- Data processing (arithmetic and logic instructions)
 - Arithmetic: computational capabilities for processing numeric data
 - Logic (Boolean): operate on the bits of a word
 - Perform on data in CPU registers
- 3. Data storage (main memory)
- 4. Program flow control (Test and branch)

1.Data Transfer

Specify

- Source
- Destination
- Amount of data
- Mode of addressing

May be different instructions for different movements: L, LH, LR in IBM 370

 (L for Load from memory to register, LH for load halfword, LR for load from register to register)

Or one instruction (MOV) and different addresses

e.g. VAX → mov op1, op2

VAX's approach is simpler but less compact



2. Data processing: Arithmetic

- Add, Subtract, Multiply, Divide
- Signed Integer
- Floating point
- Packed decimal
- Maybe single-operand
 - Olncrement (a++) → add 1 to operand
 - ODecrement (a--)
 - Negate (-a)



2. Data processing: Logical

- Bitwise operations
- Boolean operation → AND, OR, NOT
- Binary test → EQUAL

```
(R1)=10100101
(R2)=00001111
(R1) AND (R2)=00000101
```

Logical shift and rotate




3. Data storage: Byte Order Issues


- When keeping data in the storage, Byte ordering, or endianness, is another architectural consideration.
- What order do we read numbers that occupy more than one byte (multibyte value)
- e.g. (numbers in hex to make it easy to read)
 - 123456AB can be stored in 4 x 8bit locations as follows

To keep 123456AB at address 184, the byte order can be:

Address	Big-endian	Little-endian
184	12	AB
185	34	56
186	56	34
187	AB	12

i.e. read top down (big-endian) or bottom up (little-endian)?






Byte Order: Big- vs Little-Endian

- The system with the least significant byte in the lowest address is called little-endian
 - Most processors follow this, e.g. Intels, ARM, AMD
 - More and more of systems are little-endian
- The system with the most significant byte at the lowest address is called big-endian
 - Networking, e.g. TCP/IP follows this.
 - This is a concern if you have to work on the lower network layer!
- The system can handle both, called bi-endian
 - OARM v.3.0 upwards


Example of C Data Structure (a 32-bit word)

```
struct{
  int.
                 //0x1112 1314
                                                   word
          日:
  int
          pad:
  double
                 //0x2122 2324 2526 2728
                                                   doubleword
  char*
                 //0x3132 3334
                                                   word
  chan.
          d[7]; //'A'.'B','C','D','E','F','G'
                                                   byte array
                                                   halfword
  short
                 //0x5152
          e;
  int
          f:
                 //0x6161 6364
                                                   word
 S;
```

Big-endian address mapping



Little-endian address mapping



Good and bad points for Big and Little Endian

Big endian:

- Is more natural.
- The sign of the number can be determined by looking at the byte at address offset 0.
- Strings and integers are stored in the same order


Little endian:

- Makes it easier to place and deal with values on nonword boundaries, e.g. multiple-precision math.
- Conversion from a 16-bit integer address to a 32-bit integer address does not require any arithmetic.
- Easy to check odd or even number

Ref: http://people.cs.umass.edu/~verts/cs32/endian.html



Transfer of Control: Branch Instruction



Transfer of Control

- Branch (or jump instruction)
 - e.g. branch to x if result is zero [BRZ]
 - OBranch to x if contents of R1 = contents of R2 [BRE]
- Skip
 - e.g. increment and skip if zero
 - ISZ Register1
- Procedure call
 - A self-contained program incorporated into a larger program
 - For the economy and modularity
 - Involve 2 basic instructions: call and return (both are forms of branching)


See Figure on the next page




Nested Procedure Calls

Note:

- 1. Can be called from > 1 location
- 2. Can be nested
- 3. Each call is matched by a return4. May use stack to control the calls and return






(b) Execution sequence

(a) Calls and returns

Use of Stack



- (1) To manage (recursive) procedure call
- (2) Alternate form of addressing
- Basic operation : Push, Pop
- Typical implemented to grow from higher addresses to lower



Architecture for Data in CPU

- The next consideration for architecture design concerns how the CPU will store data.
 - 1. A stack architecture
 - 2. An accumulator architecture (as seen in simple CPU like MARIE)
 - 3. A general purpose register architecture.
- In choosing one over the other, the tradeoffs are simplicity (and cost) of hardware design with execution speed and ease of use.

Instruction Formats: GPR

- Most systems today are GPR systems.
- There are three types:
 - Memory-memory where two or three operands may be in memory.
 - Register-memory where at least one operand must be in a register.
 - Load-store where no operands may be in memory.
- The number of operands and the number of available registers has a direct affect on instruction length.

Instruction Formats: Stacking

- Stack machines use one and zero-operand instructions.
- LOAD and STORE instructions require a single memory address operand.
- Other instructions use operands from the stack implicitly.
- PUSH and POP operations involve only the stack's top element.
- Binary instructions (e.g., ADD, MULT) use the top two items on the stack.

Instruction Formats: Number of addresses in ISA

- Let's see how to evaluate an infix expression using different instruction formats.
- With a three-address ISA, (e.g.,mainframes), the infix expression,

```
Z = X \times Y + W \times U
```

might look like this:

```
MULT R1,X,Y
MULT R2,W,U
ADD Z,R1,R2
```

- 3 addresses
 - Result, Operand 1, Operand 2

 In a two-address ISA, (e.g.,Intel, Motorola), the infix expression,

$$Z = X \times Y + W \times U$$

might look like this:

```
LOAD R1,X
MULT R1,Y
LOAD R2,W
MULT R2,U
ADD R1,R2
STORE Z,R1
```

Note: Twoaddress ISAs usually require one operand to be a register.

 In a one-address ISA, like MARIE, the infix expression,

$$Z = X \times Y + W \times U$$

looks like this:

LOAD X
MULT Y
STORE TEMP
LOAD W
MULT U
ADD TEMP
STORE Z

 This can be implemented based on Accumulator architecture.

In a stack ISA (zero-addressing), the postfix expression,

$$Z = X Y \times W U \times +$$

might look like this:

```
PUSH X
```

PUSH Y

MULT

PUSH W

PUSH U

MULT

ADD

POP Z

- Stack architectures require us to think about arithmetic expressions a little differently.
- We are accustomed to writing expressions using infix notation, such as: Z = X + Y.
- Stack arithmetic requires that we use postfix notation: Z = XY+.
 - This is also called reverse Polish notation, (somewhat) in honor of its Polish inventor, Jan Lukasiewicz (1878 - 1956).

- The principal advantage of postfix notation is that parentheses are not used.
- For example, the infix expression,

$$Z = (X \times Y) + (W \times U),$$

becomes:

$$Z = X Y \times W U \times +$$

in postfix notation.

Example: Convert the infix expression (2+3) - 6/3 to postfix:

 Example: Convert the infix expression (2+3) - 6/3 to postfix:


The division operator takes next precedence; we replace 6/3 with 6 3 /.

Example: Convert the infix expression (2+3) - 6/3 to postfix:

2 3+ 6 3/ - The quotient 6/3 is subtracted from the sum of 2 + 3, so we move the operator to the end.


Example: Use a stack to evaluate the postfix expression 2 3 + 6 3 / - :

Scanning the expression from left to right, push operands onto the stack, until an operator is found



Example: Use a stack to evaluate the postfix expression 2 3 + 6 3 / - :

Pop the two operands and carry out the operation indicated by the operator. Push the result back on the stack.




5

Example: Use a stack to evaluate the postfix expression 2 3 + 6 3 / - :


Push operands until 3 another operator is found. 5

Example: Use a stack to evaluate the postfix expression 2 3 + 6 3 / - :



Example: Use a stack to evaluate the postfix expression 2 3 + 6 3 / - :

Finding another operator, carry out the operation and push the result.
The answer is at the top of the stack.



Pros and cons of different architecture for data

- In a stack architecture, instructions and operands are implicitly taken from the stack.
 - But! A stack cannot be accessed randomly.
- In an accumulator architecture, one operand of a binary operation is implicitly in the accumulator.
 - One operand is in memory, creating lots of bus traffic.
- In a general purpose register (GPR) architecture, registers can be used instead of memory.
 - Faster than accumulator architecture.
 - Efficient implementation for compilers.
 - Results in longer instructions
- Most systems today are GPR
 - O https://datacadamia.com/computer/cpu/register/general#cpu_regist er_-_general_purpose_register_gpr

Conclusion

- A set of factor impacting instruction set designed were reviewed.
- Instruction format can be fixed or variable to suit the need
- 4 Instruction type can be:
 - Data movement, processing, storing, and flow control
- Architecture of data in CPU
 - Accumulator-based, GPR, and stack-based.